Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PPRE1_DIV8 (Results 1 – 25 of 166) sorted by relevance

1234567

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h241 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8
Dstm32f7xx_ll_rcc.h241 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h232 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32l1xx_hal_rcc.h478 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h232 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32f1xx_hal_rcc.h223 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h277 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32l0xx_hal_rcc.h488 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h216 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32f2xx_hal_rcc.h259 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h244 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8
Dstm32f4xx_ll_rcc.h242 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h246 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32f3xx_hal_rcc.h468 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h255 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32g4xx_hal_rcc.h367 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h314 #define LL_RCC_APB1_DIV_8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
Dstm32l4xx_hal_rcc.h474 #define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8 /*!< HCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h863 #define RCC_CFGR_PPRE1_DIV8 0x00000600U /*!< HCLK divided by… macro
Dstm32f101xb.h878 #define RCC_CFGR_PPRE1_DIV8 0x00000600U /*!< HCLK divided by… macro
Dstm32f100xb.h938 #define RCC_CFGR_PPRE1_DIV8 0x00000600U /*!< HCLK divided by… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3426 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by… macro
Dstm32l010x8.h3129 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by… macro
Dstm32l010xb.h3137 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by… macro
Dstm32l011xx.h3226 #define RCC_CFGR_PPRE1_DIV8 (0x00000600U) /*!< HCLK divided by… macro

1234567