Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PPRE1_DIV4 (Results 1 – 25 of 166) sorted by relevance

1234567

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h240 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4
Dstm32f7xx_ll_rcc.h240 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h231 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32l1xx_hal_rcc.h477 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h231 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32f1xx_hal_rcc.h222 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h276 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32l0xx_hal_rcc.h487 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h215 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32f2xx_hal_rcc.h258 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h243 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4
Dstm32f4xx_ll_rcc.h241 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h245 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32f3xx_hal_rcc.h467 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h254 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32g4xx_hal_rcc.h366 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h313 #define LL_RCC_APB1_DIV_4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
Dstm32l4xx_hal_rcc.h473 #define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4 /*!< HCLK divided by 4 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h862 #define RCC_CFGR_PPRE1_DIV4 0x00000500U /*!< HCLK divided by… macro
Dstm32f101xb.h877 #define RCC_CFGR_PPRE1_DIV4 0x00000500U /*!< HCLK divided by… macro
Dstm32f100xb.h937 #define RCC_CFGR_PPRE1_DIV4 0x00000500U /*!< HCLK divided by… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3425 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by… macro
Dstm32l010x8.h3128 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by… macro
Dstm32l010xb.h3136 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by… macro
Dstm32l011xx.h3225 #define RCC_CFGR_PPRE1_DIV4 (0x00000500U) /*!< HCLK divided by… macro

1234567