Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PPRE1_DIV2 (Results 1 – 25 of 166) sorted by relevance

1234567

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h239 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2
Dstm32f7xx_ll_rcc.h239 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h230 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32l1xx_hal_rcc.h476 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h230 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32f1xx_hal_rcc.h221 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h275 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32l0xx_hal_rcc.h486 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h214 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32f2xx_hal_rcc.h257 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h242 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2
Dstm32f4xx_ll_rcc.h240 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h244 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32f3xx_hal_rcc.h466 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h253 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32g4xx_hal_rcc.h365 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h312 #define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
Dstm32l4xx_hal_rcc.h472 #define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2 /*!< HCLK divided by 2 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h861 #define RCC_CFGR_PPRE1_DIV2 0x00000400U /*!< HCLK divided by… macro
Dstm32f101xb.h876 #define RCC_CFGR_PPRE1_DIV2 0x00000400U /*!< HCLK divided by… macro
Dstm32f100xb.h936 #define RCC_CFGR_PPRE1_DIV2 0x00000400U /*!< HCLK divided by… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3424 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by… macro
Dstm32l010x8.h3127 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by… macro
Dstm32l010xb.h3135 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by… macro
Dstm32l011xx.h3224 #define RCC_CFGR_PPRE1_DIV2 (0x00000400U) /*!< HCLK divided by… macro

1234567