Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PPRE1_DIV1 (Results 1 – 25 of 166) sorted by relevance

1234567

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h238 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1
Dstm32f7xx_ll_rcc.h238 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h229 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32l1xx_hal_rcc.h475 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h229 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32f1xx_hal_rcc.h220 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h274 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32l0xx_hal_rcc.h485 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h213 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32f2xx_hal_rcc.h256 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h241 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1
Dstm32f4xx_ll_rcc.h239 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h243 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32f3xx_hal_rcc.h465 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h252 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32g4xx_hal_rcc.h364 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h311 #define LL_RCC_APB1_DIV_1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
Dstm32l4xx_hal_rcc.h471 #define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1 /*!< HCLK not divided */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h860 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divide… macro
Dstm32f101xb.h875 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divide… macro
Dstm32f100xb.h935 #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divide… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3423 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divide… macro
Dstm32l010x8.h3126 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divide… macro
Dstm32l010xb.h3134 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divide… macro
Dstm32l011xx.h3223 #define RCC_CFGR_PPRE1_DIV1 (0x00000000U) /*!< HCLK not divide… macro

1234567