Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PLLMUL8 (Results 1 – 25 of 79) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h307 #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock * 8 */
Dstm32l1xx_hal_rcc.h530 #define RCC_PLL_MUL8 RCC_CFGR_PLLMUL8
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_rcc.h437 #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock*8 */
Dstm32f0xx_hal_rcc.h462 #define RCC_PLL_MUL8 RCC_CFGR_PLLMUL8
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h506 #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock * 8 */
Dstm32l0xx_hal_rcc.h540 #define RCC_PLL_MUL8 RCC_CFGR_PLLMUL8
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h763 #define LL_RCC_PLL_MUL_8 RCC_CFGR_PLLMUL8 /*!< PLL input clock*8 */
Dstm32f3xx_hal_rcc.h495 #define RCC_PLL_MUL8 RCC_CFGR_PLLMUL8
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h2882 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
Dstm32f030x8.h2912 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
Dstm32f070x6.h2937 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
Dstm32f031x6.h3008 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
Dstm32f030xc.h3169 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
Dstm32f038xx.h2983 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
Dstm32f070xb.h3029 #define RCC_CFGR_PLLMUL8 (0x00180000U) /*!< PLL input clock… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3468 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l010x8.h3171 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l010xb.h3179 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l011xx.h3268 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l021xx.h3396 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l031xx.h3340 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l051xx.h3412 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l010x4.h3159 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l010x6.h3172 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro
Dstm32l081xx.h3592 #define RCC_CFGR_PLLMUL8 (0x000C0000U) /*!< PLL input clock… macro

1234