Home
last modified time | relevance | path

Searched refs:RCC_CFGR_PLLMUL3 (Results 1 – 25 of 79) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h304 #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock * 3 */
Dstm32l1xx_hal_rcc.h527 #define RCC_PLL_MUL3 RCC_CFGR_PLLMUL3
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_rcc.h432 #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock*3 */
Dstm32f0xx_hal_rcc.h457 #define RCC_PLL_MUL3 RCC_CFGR_PLLMUL3
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h503 #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock * 3 */
Dstm32l0xx_hal_rcc.h537 #define RCC_PLL_MUL3 RCC_CFGR_PLLMUL3
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h758 #define LL_RCC_PLL_MUL_3 RCC_CFGR_PLLMUL3 /*!< PLL input clock*3 */
Dstm32f3xx_hal_rcc.h490 #define RCC_PLL_MUL3 RCC_CFGR_PLLMUL3
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h2877 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
Dstm32f030x8.h2907 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
Dstm32f070x6.h2932 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
Dstm32f031x6.h3003 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
Dstm32f030xc.h3164 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
Dstm32f038xx.h2978 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
Dstm32f070xb.h3024 #define RCC_CFGR_PLLMUL3 (0x00040000U) /*!< PLL input clock… macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l041xx.h3465 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l010x8.h3168 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l010xb.h3176 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l011xx.h3265 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l021xx.h3393 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l031xx.h3337 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l051xx.h3409 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l010x4.h3156 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l010x6.h3169 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro
Dstm32l081xx.h3589 #define RCC_CFGR_PLLMUL3 (0x00000000U) /*!< PLL input clock… macro

1234