Home
last modified time | relevance | path

Searched refs:RCC_CFGR_HPRE_DIV8 (Results 1 – 25 of 184) sorted by relevance

12345678

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h225 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8
Dstm32f7xx_ll_rcc.h225 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h216 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32l1xx_hal_rcc.h461 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_rcc.h244 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32f0xx_hal_rcc.h418 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h216 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32f1xx_hal_rcc.h206 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h261 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32l0xx_hal_rcc.h471 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h200 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32f2xx_hal_rcc.h243 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h228 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8
Dstm32f4xx_ll_rcc.h226 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h230 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32f3xx_hal_rcc.h451 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h239 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32g4xx_hal_rcc.h351 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h298 #define LL_RCC_SYSCLK_DIV_8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
Dstm32l4xx_hal_rcc.h458 #define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8 /*!< SYSCLK divided by 8 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h845 #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided … macro
Dstm32f101xb.h860 #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided … macro
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h2818 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided … macro
Dstm32f030x8.h2848 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided … macro
Dstm32f070x6.h2872 #define RCC_CFGR_HPRE_DIV8 (0x000000A0U) /*!< SYSCLK divided … macro

12345678