Home
last modified time | relevance | path

Searched refs:RCC_CFGR_HPRE_DIV256 (Results 1 – 25 of 184) sorted by relevance

12345678

/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h229 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256
Dstm32f7xx_ll_rcc.h229 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h220 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32l1xx_hal_rcc.h465 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_rcc.h248 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32f0xx_hal_rcc.h422 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h220 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32f1xx_hal_rcc.h210 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h265 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32l0xx_hal_rcc.h475 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h204 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32f2xx_hal_rcc.h247 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h232 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256
Dstm32f4xx_ll_rcc.h230 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h234 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32f3xx_hal_rcc.h455 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h243 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32g4xx_hal_rcc.h355 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h302 #define LL_RCC_SYSCLK_DIV_256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
Dstm32l4xx_hal_rcc.h462 #define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h849 #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided … macro
Dstm32f101xb.h864 #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided … macro
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h2822 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided … macro
Dstm32f030x8.h2852 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided … macro
Dstm32f070x6.h2876 #define RCC_CFGR_HPRE_DIV256 (0x000000E0U) /*!< SYSCLK divided … macro

12345678