Searched refs:RCC_CCIPR2_LPTIM5SEL_Pos (Results 1 – 4 of 4) sorted by relevance
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/ |
D | stm32h5xx_ll_rcc.h | 838 …E_PCLK3 LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, 0x000000… 839 …E_PLL2P LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIP… 840 …E_PLL3R LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIP… 841 …E_LSE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIP… 842 …E_LSI LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIP… 843 …E_CLKP LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, RCC_CCIP… 1090 …RCE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM5SEL, RCC_CCIPR2_LPTIM5SEL_Pos, 0x000000…
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h562xx.h | 14627 #define RCC_CCIPR2_LPTIM5SEL_Pos (24U) macro 14628 #define RCC_CCIPR2_LPTIM5SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x07000000… 14630 #define RCC_CCIPR2_LPTIM5SEL_0 (0x1UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x01000000… 14631 #define RCC_CCIPR2_LPTIM5SEL_1 (0x2UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x02000000… 14632 #define RCC_CCIPR2_LPTIM5SEL_2 (0x4UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x04000000…
|
D | stm32h573xx.h | 17269 #define RCC_CCIPR2_LPTIM5SEL_Pos (24U) macro 17270 #define RCC_CCIPR2_LPTIM5SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x07000000… 17272 #define RCC_CCIPR2_LPTIM5SEL_0 (0x1UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x01000000… 17273 #define RCC_CCIPR2_LPTIM5SEL_1 (0x2UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x02000000… 17274 #define RCC_CCIPR2_LPTIM5SEL_2 (0x4UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x04000000…
|
D | stm32h563xx.h | 16720 #define RCC_CCIPR2_LPTIM5SEL_Pos (24U) macro 16721 #define RCC_CCIPR2_LPTIM5SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x07000000… 16723 #define RCC_CCIPR2_LPTIM5SEL_0 (0x1UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x01000000… 16724 #define RCC_CCIPR2_LPTIM5SEL_1 (0x2UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x02000000… 16725 #define RCC_CCIPR2_LPTIM5SEL_2 (0x4UL << RCC_CCIPR2_LPTIM5SEL_Pos) /*!< 0x04000000…
|