Home
last modified time | relevance | path

Searched refs:RCC_CCIPR2_LPTIM4SEL_Pos (Results 1 – 4 of 4) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h829 …E_PCLK3 LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, 0x000000…
830 …E_PLL2P LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIP…
831 …E_PLL3R LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIP…
832 …E_LSE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIP…
833 …E_LSI LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIP…
834 …E_CLKP LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, RCC_CCIP…
1087 …RCE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM4SEL, RCC_CCIPR2_LPTIM4SEL_Pos, 0x000000…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h562xx.h14620 #define RCC_CCIPR2_LPTIM4SEL_Pos (20U) macro
14621 #define RCC_CCIPR2_LPTIM4SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00700000…
14623 #define RCC_CCIPR2_LPTIM4SEL_0 (0x1UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00100000…
14624 #define RCC_CCIPR2_LPTIM4SEL_1 (0x2UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00200000…
14625 #define RCC_CCIPR2_LPTIM4SEL_2 (0x4UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00400000…
Dstm32h573xx.h17262 #define RCC_CCIPR2_LPTIM4SEL_Pos (20U) macro
17263 #define RCC_CCIPR2_LPTIM4SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00700000…
17265 #define RCC_CCIPR2_LPTIM4SEL_0 (0x1UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00100000…
17266 #define RCC_CCIPR2_LPTIM4SEL_1 (0x2UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00200000…
17267 #define RCC_CCIPR2_LPTIM4SEL_2 (0x4UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00400000…
Dstm32h563xx.h16713 #define RCC_CCIPR2_LPTIM4SEL_Pos (20U) macro
16714 #define RCC_CCIPR2_LPTIM4SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00700000…
16716 #define RCC_CCIPR2_LPTIM4SEL_0 (0x1UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00100000…
16717 #define RCC_CCIPR2_LPTIM4SEL_1 (0x2UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00200000…
16718 #define RCC_CCIPR2_LPTIM4SEL_2 (0x4UL << RCC_CCIPR2_LPTIM4SEL_Pos) /*!< 0x00400000…