Searched refs:RCC_CCIPR2_LPTIM3SEL_Pos (Results 1 – 4 of 4) sorted by relevance
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/ |
D | stm32h5xx_ll_rcc.h | 820 …E_PCLK3 LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, 0x000000… 821 …E_PLL2P LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIP… 822 …E_PLL3R LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIP… 823 …E_LSE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIP… 824 …E_LSI LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIP… 825 …E_CLKP LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, RCC_CCIP… 1084 …RCE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM3SEL, RCC_CCIPR2_LPTIM3SEL_Pos, 0x000000…
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h562xx.h | 14613 #define RCC_CCIPR2_LPTIM3SEL_Pos (16U) macro 14614 #define RCC_CCIPR2_LPTIM3SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00070000… 14616 #define RCC_CCIPR2_LPTIM3SEL_0 (0x1UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00010000… 14617 #define RCC_CCIPR2_LPTIM3SEL_1 (0x2UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00020000… 14618 #define RCC_CCIPR2_LPTIM3SEL_2 (0x4UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00040000…
|
D | stm32h573xx.h | 17255 #define RCC_CCIPR2_LPTIM3SEL_Pos (16U) macro 17256 #define RCC_CCIPR2_LPTIM3SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00070000… 17258 #define RCC_CCIPR2_LPTIM3SEL_0 (0x1UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00010000… 17259 #define RCC_CCIPR2_LPTIM3SEL_1 (0x2UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00020000… 17260 #define RCC_CCIPR2_LPTIM3SEL_2 (0x4UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00040000…
|
D | stm32h563xx.h | 16706 #define RCC_CCIPR2_LPTIM3SEL_Pos (16U) macro 16707 #define RCC_CCIPR2_LPTIM3SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00070000… 16709 #define RCC_CCIPR2_LPTIM3SEL_0 (0x1UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00010000… 16710 #define RCC_CCIPR2_LPTIM3SEL_1 (0x2UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00020000… 16711 #define RCC_CCIPR2_LPTIM3SEL_2 (0x4UL << RCC_CCIPR2_LPTIM3SEL_Pos) /*!< 0x00040000…
|