Home
last modified time | relevance | path

Searched refs:RCC_CCIPR2_LPTIM2SEL_Pos (Results 1 – 7 of 7) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h810 …E_PCLK1 LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, 0x000000…
811 …E_PLL2P LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIP…
813 …E_PLL3R LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIP…
815 …E_LSE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIP…
816 …E_LSI LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIP…
817 …E_CLKP LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, RCC_CCIP…
1082 …RCE LL_CLKSOURCE(CCIPR2_OFFSET, RCC_CCIPR2_LPTIM2SEL, RCC_CCIPR2_LPTIM2SEL_Pos, 0x000000…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h9227 #define RCC_CCIPR2_LPTIM2SEL_Pos (12U) macro
9228 #define RCC_CCIPR2_LPTIM2SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00007000…
9230 #define RCC_CCIPR2_LPTIM2SEL_0 (0x1UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00001000…
9231 #define RCC_CCIPR2_LPTIM2SEL_1 (0x2UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00002000…
9232 #define RCC_CCIPR2_LPTIM2SEL_2 (0x4UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00004000…
Dstm32h523xx.h13674 #define RCC_CCIPR2_LPTIM2SEL_Pos (12U) macro
13675 #define RCC_CCIPR2_LPTIM2SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00007000…
13677 #define RCC_CCIPR2_LPTIM2SEL_0 (0x1UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00001000…
13678 #define RCC_CCIPR2_LPTIM2SEL_1 (0x2UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00002000…
13679 #define RCC_CCIPR2_LPTIM2SEL_2 (0x4UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00004000…
Dstm32h562xx.h14606 #define RCC_CCIPR2_LPTIM2SEL_Pos (12U) macro
14607 #define RCC_CCIPR2_LPTIM2SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00007000…
14609 #define RCC_CCIPR2_LPTIM2SEL_0 (0x1UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00001000…
14610 #define RCC_CCIPR2_LPTIM2SEL_1 (0x2UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00002000…
14611 #define RCC_CCIPR2_LPTIM2SEL_2 (0x4UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00004000…
Dstm32h533xx.h14223 #define RCC_CCIPR2_LPTIM2SEL_Pos (12U) macro
14224 #define RCC_CCIPR2_LPTIM2SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00007000…
14226 #define RCC_CCIPR2_LPTIM2SEL_0 (0x1UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00001000…
14227 #define RCC_CCIPR2_LPTIM2SEL_1 (0x2UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00002000…
14228 #define RCC_CCIPR2_LPTIM2SEL_2 (0x4UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00004000…
Dstm32h573xx.h17248 #define RCC_CCIPR2_LPTIM2SEL_Pos (12U) macro
17249 #define RCC_CCIPR2_LPTIM2SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00007000…
17251 #define RCC_CCIPR2_LPTIM2SEL_0 (0x1UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00001000…
17252 #define RCC_CCIPR2_LPTIM2SEL_1 (0x2UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00002000…
17253 #define RCC_CCIPR2_LPTIM2SEL_2 (0x4UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00004000…
Dstm32h563xx.h16699 #define RCC_CCIPR2_LPTIM2SEL_Pos (12U) macro
16700 #define RCC_CCIPR2_LPTIM2SEL_Msk (0x7UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00007000…
16702 #define RCC_CCIPR2_LPTIM2SEL_0 (0x1UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00001000…
16703 #define RCC_CCIPR2_LPTIM2SEL_1 (0x2UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00002000…
16704 #define RCC_CCIPR2_LPTIM2SEL_2 (0x4UL << RCC_CCIPR2_LPTIM2SEL_Pos) /*!< 0x00004000…