Home
last modified time | relevance | path

Searched refs:RCC_APB2ENR_LTDCEN (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_rcc.h1572 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); \
1574 … tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); \
1627 #define __HAL_RCC_LTDC_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN)
2136 #define __HAL_RCC_LTDC_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) != 0U)
2181 #define __HAL_RCC_LTDC_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) == 0U)
Dstm32l4xx_ll_bus.h271 #define LL_APB2_GRP1_PERIPH_LTDC RCC_APB2ENR_LTDCEN
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc_ex.h1360 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
1362 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
1432 #define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))
1687 #define __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)
1728 #define __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)
Dstm32f7xx_ll_bus.h223 #define LL_APB2_GRP1_PERIPH_LTDC RCC_APB2ENR_LTDCEN
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc.h1804 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); \
1806 … tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); \
1850 #define __HAL_RCC_LTDC_CLK_DISABLE() CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN)
2492 #define __HAL_RCC_LTDC_IS_CLK_ENABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) != 0U)
2528 #define __HAL_RCC_LTDC_IS_CLK_DISABLED() (READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN) == 0U)
Dstm32u5xx_ll_bus.h282 #define LL_APB2_GRP1_PERIPH_LTDC RCC_APB2ENR_LTDCEN
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_bus.h324 #define LL_APB2_GRP1_PERIPH_LTDC RCC_APB2ENR_LTDCEN
Dstm32f4xx_hal_rcc_ex.h1600 SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
1602 tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
1606 #define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))
1652 #define __HAL_RCC_LTDC_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)
1653 #define __HAL_RCC_LTDC_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f750xx.h11251 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f756xx.h11251 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f746xx.h10964 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f777xx.h11828 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f767xx.h11541 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f779xx.h11914 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f769xx.h11627 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f429xx.h11216 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f439xx.h11504 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f469xx.h14229 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32f479xx.h14520 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r7xx.h13051 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32l4s7xx.h13392 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32l4p5xx.h13358 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32l4q5xx.h13863 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32l4r9xx.h16173 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro
Dstm32l4s9xx.h16514 #define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk macro

12