Home
last modified time | relevance | path

Searched refs:RAMECC1_BASE (Results 1 – 20 of 20) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h2222 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2511 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2512 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2513 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2514 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2515 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2516 #define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2672 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h733xx.h2221 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2510 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2511 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2512 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2513 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2514 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2515 #define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2671 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h725xx.h2116 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2391 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2392 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2393 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2394 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2395 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2396 #define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2549 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h730xx.h2221 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2510 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2511 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2512 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2513 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2514 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2515 #define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2671 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h735xx.h2222 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2511 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2512 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2513 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2514 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2515 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2516 #define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2672 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h723xx.h2115 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2390 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2391 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2392 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2393 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2394 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2395 #define RAMECC1_Monitor6_BASE (RAMECC1_BASE + 0xC0UL)
2548 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h742xx.h2030 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2304 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2305 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2306 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2307 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2308 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2467 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h750xx.h2188 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2468 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2469 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2470 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2471 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2472 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2634 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h753xx.h2188 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2468 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2469 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2470 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2471 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2472 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2634 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h745xx.h2197 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2479 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2480 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2481 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2482 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2483 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2648 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h745xg.h2197 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2479 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2480 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2481 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2482 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2483 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2648 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h743xx.h2118 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2395 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2396 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2397 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2398 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2399 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2558 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h755xx.h2267 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2552 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2553 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2554 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2555 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2556 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2724 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h757xx.h2348 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2634 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2635 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2636 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2637 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2638 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2806 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h747xg.h2278 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2561 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2562 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2563 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2564 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2565 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2730 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h747xx.h2278 #define RAMECC1_BASE (D1_AHB1PERIPH_BASE + 0x9000UL) macro
2561 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x20UL)
2562 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x40UL)
2563 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x60UL)
2564 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0x80UL)
2565 #define RAMECC1_Monitor5_BASE (RAMECC1_BASE + 0xA0UL)
2730 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h2114 #define RAMECC1_BASE (AHB5PERIPH_BASE + 0x9000UL) macro
2115 #define RAMECC1_Monitor0_BASE (RAMECC1_BASE + 0x20UL)
2116 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x40UL)
2117 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x60UL)
2118 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x80UL)
2119 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0xA0UL)
2465 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h7s7xx.h2316 #define RAMECC1_BASE (AHB5PERIPH_BASE + 0x9000UL) macro
2317 #define RAMECC1_Monitor0_BASE (RAMECC1_BASE + 0x20UL)
2318 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x40UL)
2319 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x60UL)
2320 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x80UL)
2321 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0xA0UL)
2709 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h7s3xx.h2244 #define RAMECC1_BASE (AHB5PERIPH_BASE + 0x9000UL) macro
2245 #define RAMECC1_Monitor0_BASE (RAMECC1_BASE + 0x20UL)
2246 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x40UL)
2247 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x60UL)
2248 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x80UL)
2249 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0xA0UL)
2630 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)
Dstm32h7r7xx.h2184 #define RAMECC1_BASE (AHB5PERIPH_BASE + 0x9000UL) macro
2185 #define RAMECC1_Monitor0_BASE (RAMECC1_BASE + 0x20UL)
2186 #define RAMECC1_Monitor1_BASE (RAMECC1_BASE + 0x40UL)
2187 #define RAMECC1_Monitor2_BASE (RAMECC1_BASE + 0x60UL)
2188 #define RAMECC1_Monitor3_BASE (RAMECC1_BASE + 0x80UL)
2189 #define RAMECC1_Monitor4_BASE (RAMECC1_BASE + 0xA0UL)
2542 #define RAMECC1 ((RAMECC_TypeDef *)RAMECC1_BASE)