Home
last modified time | relevance | path

Searched refs:PWR_CSR_BRR_Pos (Results 1 – 25 of 27) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h4192 #define PWR_CSR_BRR_Pos (3U) macro
4193 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f410rx.h4192 #define PWR_CSR_BRR_Pos (3U) macro
4193 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f410tx.h4182 #define PWR_CSR_BRR_Pos (3U) macro
4183 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f401xc.h3849 #define PWR_CSR_BRR_Pos (3U) macro
3850 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f401xe.h3849 #define PWR_CSR_BRR_Pos (3U) macro
3850 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f411xe.h3858 #define PWR_CSR_BRR_Pos (3U) macro
3859 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f405xx.h9115 #define PWR_CSR_BRR_Pos (3U) macro
9116 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f412cx.h8264 #define PWR_CSR_BRR_Pos (3U) macro
8265 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f415xx.h9380 #define PWR_CSR_BRR_Pos (3U) macro
9381 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f423xx.h9234 #define PWR_CSR_BRR_Pos (3U) macro
9235 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f407xx.h9415 #define PWR_CSR_BRR_Pos (3U) macro
9416 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f412zx.h8959 #define PWR_CSR_BRR_Pos (3U) macro
8960 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f412rx.h8953 #define PWR_CSR_BRR_Pos (3U) macro
8954 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f412vx.h8955 #define PWR_CSR_BRR_Pos (3U) macro
8956 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f413xx.h9198 #define PWR_CSR_BRR_Pos (3U) macro
9199 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f427xx.h10112 #define PWR_CSR_BRR_Pos (3U) macro
10113 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f446xx.h9759 #define PWR_CSR_BRR_Pos (3U) macro
9760 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f417xx.h9677 #define PWR_CSR_BRR_Pos (3U) macro
9678 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f429xx.h10456 #define PWR_CSR_BRR_Pos (3U) macro
10457 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f439xx.h10730 #define PWR_CSR_BRR_Pos (3U) macro
10731 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f437xx.h10391 #define PWR_CSR_BRR_Pos (3U) macro
10392 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h8965 #define PWR_CSR_BRR_Pos (3U) macro
8966 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f205xx.h8730 #define PWR_CSR_BRR_Pos (3U) macro
8731 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f207xx.h9029 #define PWR_CSR_BRR_Pos (3U) macro
9030 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */
Dstm32f217xx.h9264 #define PWR_CSR_BRR_Pos (3U) macro
9265 #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */

12