Home
last modified time | relevance | path

Searched refs:PWR_CSR_BRE_Pos (Results 1 – 25 of 28) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_pwr_ex.h275 #define BRE_BIT_NUMBER PWR_CSR_BRE_Pos
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h4204 #define PWR_CSR_BRE_Pos (9U) macro
4205 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f410rx.h4204 #define PWR_CSR_BRE_Pos (9U) macro
4205 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f410tx.h4194 #define PWR_CSR_BRE_Pos (9U) macro
4195 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f401xc.h3855 #define PWR_CSR_BRE_Pos (9U) macro
3856 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f401xe.h3855 #define PWR_CSR_BRE_Pos (9U) macro
3856 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f411xe.h3864 #define PWR_CSR_BRE_Pos (9U) macro
3865 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f405xx.h9121 #define PWR_CSR_BRE_Pos (9U) macro
9122 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f412cx.h8276 #define PWR_CSR_BRE_Pos (9U) macro
8277 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f415xx.h9386 #define PWR_CSR_BRE_Pos (9U) macro
9387 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f423xx.h9246 #define PWR_CSR_BRE_Pos (9U) macro
9247 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f407xx.h9421 #define PWR_CSR_BRE_Pos (9U) macro
9422 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f412zx.h8971 #define PWR_CSR_BRE_Pos (9U) macro
8972 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f412rx.h8965 #define PWR_CSR_BRE_Pos (9U) macro
8966 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f412vx.h8967 #define PWR_CSR_BRE_Pos (9U) macro
8968 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f413xx.h9210 #define PWR_CSR_BRE_Pos (9U) macro
9211 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f427xx.h10118 #define PWR_CSR_BRE_Pos (9U) macro
10119 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f446xx.h9768 #define PWR_CSR_BRE_Pos (9U) macro
9769 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f417xx.h9683 #define PWR_CSR_BRE_Pos (9U) macro
9684 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f429xx.h10462 #define PWR_CSR_BRE_Pos (9U) macro
10463 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f439xx.h10736 #define PWR_CSR_BRE_Pos (9U) macro
10737 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h8971 #define PWR_CSR_BRE_Pos (9U) macro
8972 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f205xx.h8736 #define PWR_CSR_BRE_Pos (9U) macro
8737 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f207xx.h9035 #define PWR_CSR_BRE_Pos (9U) macro
9036 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */
Dstm32f217xx.h9270 #define PWR_CSR_BRE_Pos (9U) macro
9271 #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */

12