Home
last modified time | relevance | path

Searched refs:PWR_CR2_VBATL (Results 1 – 25 of 54) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_hal_pwr.h399 ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL))
418 ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL))
435 ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL))
453 ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL))
469 ((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL))
Dstm32h7xx_ll_pwr.h104 #define LL_PWR_FLAG_VBATL PWR_CR2_VBATL /*!< VBAT low threshold flag */
1932 return ((READ_BIT(PWR->CR2, PWR_CR2_VBATL) == (PWR_CR2_VBATL)) ? 1UL : 0UL); in LL_PWR_IsActiveFlag_VBATL()
Dstm32h7xx_hal_pwr_ex.h310 #define PWR_VBAT_BELOW_LOW_THRESHOLD PWR_CR2_VBATL
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_hal_pwr.h201 ((__FLAG__) == PWR_FLAG_VBATL)?((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL) : \
217 ((__FLAG__) == PWR_FLAG_VBATL)?((PWR->CR2 & PWR_CR2_VBATL) == PWR_CR2_VBATL) : \
Dstm32mp1xx_ll_pwr.h92 #define LL_PWR_FLAG_VBATL PWR_CR2_VBATL /*!< VBAT low threshold flag */
940 return ((READ_BIT(PWR->CR2, PWR_CR2_VBATL) == (PWR_CR2_VBATL)) ? 1UL : 0UL); in LL_PWR_IsActiveFlag_VBATL()
Dstm32mp1xx_hal_pwr_ex.h214 #define PWR_VBAT_BELOW_LOW_THRESHOLD PWR_CR2_VBATL /*!< Vsw low threshold is ~1.35V */
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/src/
Dstm32mp1xx_hal_pwr_ex.c531 regValue = PWR->CR2 & (PWR_CR2_VBATH | PWR_CR2_VBATL); in HAL_PWREx_GetVBATLevel()
534 if (regValue == PWR_CR2_VBATL) in HAL_PWREx_GetVBATLevel()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_pwr_ex.c1922 regValue = READ_BIT (PWR->CR2, (PWR_CR2_VBATH | PWR_CR2_VBATL)); in HAL_PWREx_GetVBATLevel()
1925 if (regValue == PWR_CR2_VBATL) in HAL_PWREx_GetVBATLevel()
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h12413 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h7b0xx.h12857 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h7b0xxq.h12858 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h7a3xxq.h12414 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h7b3xx.h12864 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h7b3xxq.h12865 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h730xxq.h14738 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h733xx.h14737 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h725xx.h14287 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h730xx.h14737 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h735xx.h14738 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h742xx.h13585 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h723xx.h14286 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h750xx.h14478 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h753xx.h14484 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h745xx.h14739 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro
Dstm32h745xg.h14739 #define PWR_CR2_VBATL PWR_CR2_VBATL_Msk /*!< Monitored VBAT … macro

123