Home
last modified time | relevance | path

Searched refs:PWR_CR1_PLS_LEV6_Pos (Results 1 – 25 of 60) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h8727 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
8728 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f722xx.h8711 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
8712 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f730xx.h8941 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
8942 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f733xx.h8941 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
8942 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f732xx.h8925 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
8926 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f750xx.h10118 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10119 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f745xx.h9504 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
9505 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f756xx.h10118 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10119 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f746xx.h9843 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
9844 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f765xx.h10015 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10016 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f777xx.h10666 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10667 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f767xx.h10391 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10392 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f779xx.h10749 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10750 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32f769xx.h10474 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
10475 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h12363 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
12364 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h7b0xx.h12807 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
12808 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h7b0xxq.h12808 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
12809 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h7a3xxq.h12364 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
12365 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h7b3xx.h12814 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
12815 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h7b3xxq.h12815 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
12816 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h730xxq.h14691 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
14692 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h733xx.h14690 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
14691 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h725xx.h14240 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
14241 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h730xx.h14690 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
14691 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */
Dstm32h735xx.h14691 #define PWR_CR1_PLS_LEV6_Pos (6U) macro
14692 #define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos) /*!< 0x000000C0 */

123