Home
last modified time | relevance | path

Searched refs:PWR_CR1_ODSWEN_Pos (Results 1 – 14 of 14) sorted by relevance

/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h8756 #define PWR_CR1_ODSWEN_Pos (17U) macro
8757 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f722xx.h8740 #define PWR_CR1_ODSWEN_Pos (17U) macro
8741 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f730xx.h8970 #define PWR_CR1_ODSWEN_Pos (17U) macro
8971 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f733xx.h8970 #define PWR_CR1_ODSWEN_Pos (17U) macro
8971 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f732xx.h8954 #define PWR_CR1_ODSWEN_Pos (17U) macro
8955 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f750xx.h10147 #define PWR_CR1_ODSWEN_Pos (17U) macro
10148 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f745xx.h9533 #define PWR_CR1_ODSWEN_Pos (17U) macro
9534 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f756xx.h10147 #define PWR_CR1_ODSWEN_Pos (17U) macro
10148 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f746xx.h9872 #define PWR_CR1_ODSWEN_Pos (17U) macro
9873 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f765xx.h10044 #define PWR_CR1_ODSWEN_Pos (17U) macro
10045 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f777xx.h10695 #define PWR_CR1_ODSWEN_Pos (17U) macro
10696 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f767xx.h10420 #define PWR_CR1_ODSWEN_Pos (17U) macro
10421 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f779xx.h10778 #define PWR_CR1_ODSWEN_Pos (17U) macro
10779 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */
Dstm32f769xx.h10503 #define PWR_CR1_ODSWEN_Pos (17U) macro
10504 #define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos) /*!< 0x00020000 */