Home
last modified time | relevance | path

Searched refs:PWR_CPUCR_SBF_D2_Pos (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h14793 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14794 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h733xx.h14781 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14782 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h725xx.h14342 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14343 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h730xx.h14781 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14782 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h735xx.h14793 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14794 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h742xx.h13629 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
13630 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h723xx.h14330 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14331 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h750xx.h14522 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14523 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h753xx.h14528 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14529 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h745xx.h14797 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14798 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h745xg.h14797 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14798 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h743xx.h14259 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
14260 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h755xx.h15066 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
15067 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h757xx.h18223 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
18224 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h747xg.h17954 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
17955 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */
Dstm32h747xx.h17954 #define PWR_CPUCR_SBF_D2_Pos (8U) macro
17955 #define PWR_CPUCR_SBF_D2_Msk (0x1UL << PWR_CPUCR_SBF_D2_Pos) /*!< 0x00000100 */