Home
last modified time | relevance | path

Searched refs:PWR_CPUCR_SBF_D1_Pos (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h14796 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14797 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h733xx.h14784 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14785 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h725xx.h14345 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14346 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h730xx.h14784 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14785 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h735xx.h14796 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14797 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h742xx.h13632 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
13633 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h723xx.h14333 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14334 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h750xx.h14525 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14526 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h753xx.h14531 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14532 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h745xx.h14800 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14801 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h745xg.h14800 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14801 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h743xx.h14262 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
14263 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h755xx.h15069 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
15070 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h757xx.h18226 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
18227 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h747xg.h17957 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
17958 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */
Dstm32h747xx.h17957 #define PWR_CPUCR_SBF_D1_Pos (7U) macro
17958 #define PWR_CPUCR_SBF_D1_Msk (0x1UL << PWR_CPUCR_SBF_D1_Pos) /*!< 0x00000080 */