Home
last modified time | relevance | path

Searched refs:PWR_CPUCR_PDDS_D1_Pos (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h14811 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14812 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h733xx.h14799 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14800 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h725xx.h14360 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14361 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h730xx.h14799 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14800 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h735xx.h14811 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14812 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h742xx.h13647 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
13648 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h723xx.h14348 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14349 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h750xx.h14540 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14541 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h753xx.h14546 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14547 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h745xx.h14818 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14819 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h745xg.h14818 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14819 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h743xx.h14277 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
14278 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h755xx.h15087 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
15088 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h757xx.h18244 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
18245 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h747xg.h17975 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
17976 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */
Dstm32h747xx.h17975 #define PWR_CPUCR_PDDS_D1_Pos (0U) macro
17976 #define PWR_CPUCR_PDDS_D1_Msk (0x1UL << PWR_CPUCR_PDDS_D1_Pos) /*!< 0x00000001 */