/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/src/ |
D | stm32mp1xx_hal_rcc.c | 376 WRITE_REG(RCC->PLL4CFGR2, 0x00000000U); in HAL_RCC_DeInit() 1907 …RCC_OscInitStruct->PLL4.PLLR = (uint32_t)((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIVR) >> RCC_PLL4CFGR2_D… in HAL_RCC_GetOscConfig() 1908 …RCC_OscInitStruct->PLL4.PLLP = (uint32_t)((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIVP) >> RCC_PLL4CFGR2_D… in HAL_RCC_GetOscConfig() 1909 …RCC_OscInitStruct->PLL4.PLLQ = (uint32_t)((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIVQ) >> RCC_PLL4CFGR2_D… in HAL_RCC_GetOscConfig() 2197 …PLL4_Clocks->PLL4_P_Frequency = (uint32_t)(pll4vco / ((float)(((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIV… in HAL_RCC_GetPLL4ClockFreq() 2198 …PLL4_Clocks->PLL4_Q_Frequency = (uint32_t)(pll4vco / ((float)(((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIV… in HAL_RCC_GetPLL4ClockFreq() 2199 …PLL4_Clocks->PLL4_R_Frequency = (uint32_t)(pll4vco / ((float)(((RCC->PLL4CFGR2 & RCC_PLL4CFGR2_DIV… in HAL_RCC_GetPLL4ClockFreq()
|
D | stm32mp1xx_ll_rcc.c | 316 WRITE_REG(RCC->PLL4CFGR2, 0x00000000U); in LL_RCC_DeInit()
|
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/ |
D | stm32mp1xx_ll_rcc.h | 5116 return (uint32_t)((READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_DIVP) >> RCC_PLL4CFGR2_DIVP_Pos) + 1U); in LL_RCC_PLL4_GetP() 5126 return (uint32_t)((READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_DIVQ) >> RCC_PLL4CFGR2_DIVQ_Pos) + 1U); in LL_RCC_PLL4_GetQ() 5136 return (uint32_t)((READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_DIVR) >> RCC_PLL4CFGR2_DIVR_Pos) + 1U); in LL_RCC_PLL4_GetR() 5192 MODIFY_REG(RCC->PLL4CFGR2, RCC_PLL4CFGR2_DIVP, (DIVP - 1U) << RCC_PLL4CFGR2_DIVP_Pos); in LL_RCC_PLL4_SetP() 5202 MODIFY_REG(RCC->PLL4CFGR2, RCC_PLL4CFGR2_DIVQ, (DIVQ - 1U) << RCC_PLL4CFGR2_DIVQ_Pos); in LL_RCC_PLL4_SetQ() 5212 MODIFY_REG(RCC->PLL4CFGR2, RCC_PLL4CFGR2_DIVR, (DIVR - 1U) << RCC_PLL4CFGR2_DIVR_Pos); in LL_RCC_PLL4_SetR()
|
D | stm32mp1xx_hal_rcc.h | 3695 … MODIFY_REG( RCC->PLL4CFGR2, (RCC_PLL4CFGR2_DIVP | RCC_PLL4CFGR2_DIVQ | RCC_PLL4CFGR2_DIVR), \
|
/hal_stm32-latest/stm32cube/stm32n6xx/soc/ |
D | system_stm32n6xx_s.c | 357 …pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos; in SystemCoreClockUpdate()
|
D | system_stm32n6xx_fsbl.c | 414 …pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos; in SystemCoreClockUpdate()
|
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/ |
D | stm32n6xx_hal_rcc.c | 292 WRITE_REG(RCC->PLL4CFGR2, 0x00000000U); in HAL_RCC_DeInit() 1751 …pRCC_OscInitStruct->PLL4.PLLFractional = (READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> \ in HAL_RCC_GetOscConfig()
|
D | stm32n6xx_ll_rcc.c | 245 WRITE_REG(RCC->PLL4CFGR2, 0x00000000U); in LL_RCC_DeInit()
|
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/ |
D | stm32n6xx_ll_rcc.h | 6341 MODIFY_REG(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC, FRACN << RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos); in LL_RCC_PLL4_SetFRACN() 6351 …return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFR… in LL_RCC_PLL4_GetFRACN()
|
D | stm32n6xx_hal_rcc.h | 3948 MODIFY_REG(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC, 0U); \
|
/hal_stm32-latest/stm32cube/stm32mp1xx/soc/ |
D | stm32mp151dxx_ca7.h | 1682 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151fxx_cm4.h | 1648 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151axx_ca7.h | 1682 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151axx_cm4.h | 1648 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151dxx_cm4.h | 1648 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151cxx_ca7.h | 1682 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151cxx_cm4.h | 1648 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp151fxx_ca7.h | 1682 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153axx_ca7.h | 1783 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153axx_cm4.h | 1749 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153cxx_ca7.h | 1783 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153cxx_cm4.h | 1749 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153dxx_ca7.h | 1783 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153dxx_cm4.h | 1749 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|
D | stm32mp153fxx_ca7.h | 1783 …__IO uint32_t PLL4CFGR2; /*!< RCC PLL4 Configuration Register 2 … member
|