Home
last modified time | relevance | path

Searched refs:PLL3P (Results 1 – 8 of 8) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_rcc_ex.c1347 …pPeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P… in HAL_RCCEx_GetPeriphCLKConfig()
3218 assert_param(IS_RCC_PLLP_VALUE(PLL3Init->PLL3P)); in HAL_RCCEx_EnablePLL3()
3246 …__HAL_RCC_PLL3_CONFIG(PLL3Init->PLL3Source, PLL3Init->PLL3M, PLL3Init->PLL3N, PLL3Init->PLL3P, PLL… in HAL_RCCEx_EnablePLL3()
4246 assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P)); in RCCEx_PLL3_Config()
4269 pll3->PLL3P, in RCCEx_PLL3_Config()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_rcc_ex.c2560 …pPeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P… in HAL_RCCEx_GetPeriphCLKConfig()
5420 assert_param(IS_RCC_PLL3_DIVP_VALUE(pPLL3Init->PLL3P)); in HAL_RCCEx_EnablePLL3()
5453 …__HAL_RCC_PLL3_CONFIG(pPLL3Init->PLL3Source, pPLL3Init->PLL3M, pPLL3Init->PLL3N, pPLL3Init->PLL3P, in HAL_RCCEx_EnablePLL3()
6215 assert_param(IS_RCC_PLL3_DIVP_VALUE(pll3->PLL3P)); in RCCEx_PLL3_Config()
6242 pll3->PLL3P, in RCCEx_PLL3_Config()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_rcc_ex.c1745 …PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos) +… in HAL_RCCEx_GetPeriphCLKConfig()
3804 assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P)); in RCCEx_PLL3_Config()
3837 pll3->PLL3P, in RCCEx_PLL3_Config()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h4996 __STATIC_INLINE void LL_RCC_PLL3_SetP(uint32_t PLL3P) in LL_RCC_PLL3_SetP() argument
4998 MODIFY_REG(RCC->PLL3DIVR, RCC_PLL3DIVR_PLL3P, (PLL3P - 1UL) << RCC_PLL3DIVR_PLL3P_Pos); in LL_RCC_PLL3_SetP()
Dstm32h5xx_hal_rcc_ex.h96 uint32_t PLL3P; /*!< PLL3P: Division factor for system clock. member
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_rcc.h4918 __STATIC_INLINE void LL_RCC_PLL3_SetP(uint32_t PLL3P) in LL_RCC_PLL3_SetP() argument
4920 MODIFY_REG(RCC->PLL3DIVR, RCC_PLL3DIVR_PLL3P, (PLL3P - 1UL) << RCC_PLL3DIVR_PLL3P_Pos); in LL_RCC_PLL3_SetP()
Dstm32u5xx_hal_rcc_ex.h91 uint32_t PLL3P; /*!< PLL3P: Division factor for system clock. member
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_hal_rcc_ex.h88 uint32_t PLL3P; /*!< PLL3P: Division factor for system clock. member