Home
last modified time | relevance | path

Searched refs:PLL2M (Results 1 – 8 of 8) sorted by relevance

/hal_stm32-latest/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_rcc_ex.c1334 …pPeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M… in HAL_RCCEx_GetPeriphCLKConfig()
3100 assert_param(IS_RCC_PLLM_VALUE(PLL2Init->PLL2M)); in HAL_RCCEx_EnablePLL2()
3132 __HAL_RCC_PLL2_CONFIG(PLL2Init->PLL2Source, PLL2Init->PLL2M, PLL2Init->PLL2N, in HAL_RCCEx_EnablePLL2()
4171 assert_param(IS_RCC_PLLM_VALUE(pll2->PLL2M)); in RCCEx_PLL2_Config()
4194 pll2->PLL2M, in RCCEx_PLL2_Config()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_rcc_ex.c2546 …pPeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M… in HAL_RCCEx_GetPeriphCLKConfig()
5294 assert_param(IS_RCC_PLL2_DIVM_VALUE(pPLL2Init->PLL2M)); in HAL_RCCEx_EnablePLL2()
5329 __HAL_RCC_PLL2_CONFIG(pPLL2Init->PLL2Source, pPLL2Init->PLL2M, pPLL2Init->PLL2N, in HAL_RCCEx_EnablePLL2()
6131 assert_param(IS_RCC_PLL2_DIVM_VALUE(pll2->PLL2M)); in RCCEx_PLL2_Config()
6158 pll2->PLL2M, in RCCEx_PLL2_Config()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_rcc_ex.c1751 …PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIV… in HAL_RCCEx_GetPeriphCLKConfig()
3698 assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M)); in RCCEx_PLL2_Config()
3732 __HAL_RCC_PLL2_CONFIG(pll2->PLL2M, in RCCEx_PLL2_Config()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h4623 __STATIC_INLINE void LL_RCC_PLL2_SetM(uint32_t PLL2M) in LL_RCC_PLL2_SetM() argument
4625 MODIFY_REG(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2M, PLL2M << RCC_PLL2CFGR_PLL2M_Pos); in LL_RCC_PLL2_SetM()
Dstm32h5xx_hal_rcc_ex.h51 uint32_t PLL2M; /*!< PLL2M: Division factor for PLL2 VCO input clock. member
/hal_stm32-latest/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_rcc.h4562 __STATIC_INLINE void LL_RCC_PLL2_SetDivider(uint32_t PLL2M) in LL_RCC_PLL2_SetDivider() argument
4564 MODIFY_REG(RCC->PLL2CFGR, RCC_PLL2CFGR_PLL2M, (PLL2M - 1UL) << RCC_PLL2CFGR_PLL2M_Pos); in LL_RCC_PLL2_SetDivider()
Dstm32u5xx_hal_rcc_ex.h51 uint32_t PLL2M; /*!< PLL2M: Division factor for PLL2 VCO input clock. member
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_hal_rcc_ex.h48 uint32_t PLL2M; /*!< PLL2M: Division factor for PLL2 VCO input clock. member