/hal_stm32-latest/stm32cube/stm32l5xx/soc/ |
D | stm32l552xx.h | 9766 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 9767 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l562xx.h | 10098 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 10099 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
/hal_stm32-latest/stm32cube/stm32l4xx/soc/ |
D | stm32l4r5xx.h | 14995 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 14996 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4r7xx.h | 15494 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 15495 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4s5xx.h | 15342 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 15343 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4s7xx.h | 15841 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 15842 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4p5xx.h | 15987 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 15988 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4q5xx.h | 16498 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 16499 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4r9xx.h | 18626 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 18627 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32l4s9xx.h | 18973 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 18974 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
/hal_stm32-latest/stm32cube/stm32h7xx/soc/ |
D | stm32h7a3xx.h | 19060 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 19061 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h7b0xx.h | 19540 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 19541 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h7b0xxq.h | 19552 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 19553 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h7a3xxq.h | 19072 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 19073 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h7b3xx.h | 19547 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 19548 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h7b3xxq.h | 19559 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 19560 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h730xxq.h | 21240 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 21241 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h733xx.h | 21228 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 21229 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h725xx.h | 20753 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 20754 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h730xx.h | 21228 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 21229 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h735xx.h | 21240 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 21241 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
D | stm32h723xx.h | 20741 #define OCTOSPI_WCCR_IDTR_Pos (3U) macro 20742 #define OCTOSPI_WCCR_IDTR_Msk (0x1UL << OCTOSPI_WCCR_IDTR_Pos) /*!< 0x00000008 */
|
/hal_stm32-latest/stm32cube/stm32h5xx/soc/ |
D | stm32h523xx.h | 11547 #define OCTOSPI_WCCR_IDTR_Pos XSPI_WCCR_IDTR_Pos macro
|
D | stm32h562xx.h | 12273 #define OCTOSPI_WCCR_IDTR_Pos XSPI_WCCR_IDTR_Pos macro
|
/hal_stm32-latest/stm32cube/stm32u5xx/soc/ |
D | stm32u545xx.h | 12646 #define OCTOSPI_WCCR_IDTR_Pos XSPI_WCCR_IDTR_Pos macro
|