Home
last modified time | relevance | path

Searched refs:OCTOSPI_WCCR_DDTR_Pos (Results 1 – 25 of 39) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h9808 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
9809 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l562xx.h10140 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
10141 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32l4xx/soc/
Dstm32l4r5xx.h15037 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
15038 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4r7xx.h15536 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
15537 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4s5xx.h15384 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
15385 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4s7xx.h15883 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
15884 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4p5xx.h16029 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
16030 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4q5xx.h16540 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
16541 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4r9xx.h18668 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
18669 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32l4s9xx.h19015 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19016 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h19102 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19103 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h7b0xx.h19582 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19583 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h7b0xxq.h19594 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19595 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h7a3xxq.h19114 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19115 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h7b3xx.h19589 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19590 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h7b3xxq.h19601 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
19602 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h730xxq.h21282 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
21283 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h733xx.h21270 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
21271 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h725xx.h20795 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
20796 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h730xx.h21270 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
21271 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h735xx.h21282 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
21283 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
Dstm32h723xx.h20783 #define OCTOSPI_WCCR_DDTR_Pos (27U) macro
20784 #define OCTOSPI_WCCR_DDTR_Msk (0x1UL << OCTOSPI_WCCR_DDTR_Pos) /*!< 0x08000000 */
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h11589 #define OCTOSPI_WCCR_DDTR_Pos XSPI_WCCR_DDTR_Pos macro
Dstm32h562xx.h12315 #define OCTOSPI_WCCR_DDTR_Pos XSPI_WCCR_DDTR_Pos macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h12688 #define OCTOSPI_WCCR_DDTR_Pos XSPI_WCCR_DDTR_Pos macro

12