Home
last modified time | relevance | path

Searched refs:NVIC_INIT_ITNS0_VAL (Results 1 – 25 of 27) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/Templates/
Dpartition_stm32wba5mxx.h414 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
580 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32wba52xx.h414 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
577 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32wba54xx.h414 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
580 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32wba55xx.h414 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
580 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
/hal_stm32-latest/stm32cube/stm32u5xx/soc/Templates/
Dpartition_stm32u545xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
634 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u535xx.h411 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
630 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u575xx.h411 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
641 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u585xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
646 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u5a5xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
666 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u5a9xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
673 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u5g7xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
674 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u595xx.h411 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
661 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u599xx.h411 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
668 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u5f7xx.h411 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
669 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u5f9xx.h411 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
670 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32u5g9xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
675 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
/hal_stm32-latest/stm32cube/stm32l5xx/soc/Templates/
Dpartition_stm32l552xx.h406 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
622 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32l562xx.h405 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
624 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
/hal_stm32-latest/stm32cube/stm32n6xx/soc/Templates/
Dpartition_stm32n655xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
763 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32n645xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
763 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32n647xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
763 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32n657xx.h412 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
763 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
/hal_stm32-latest/stm32cube/stm32h5xx/soc/Templates/
Dpartition_stm32h523xx.h413 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
639 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32h533xx.h413 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
643 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()
Dpartition_stm32h562xx.h413 #define NVIC_INIT_ITNS0_VAL 0x00000000 macro
657 NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL; in TZ_SAU_Setup()

12