Home
last modified time | relevance | path

Searched refs:LTR1_TR1 (Results 1 – 9 of 9) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_adc.h6032 …__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >>… in LL_ADC_SetAnalogWDThresholds()
6045 …__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >… in LL_ADC_SetAnalogWDThresholds()
6093 const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, in LL_ADC_GetAnalogWDThresholds()
6103 …const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_M… in LL_ADC_GetAnalogWDThresholds()
6173 __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, in LL_ADC_ConfigAnalogWDThresholds()
6182 …__IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >… in LL_ADC_ConfigAnalogWDThresholds()
6185 …__IO uint32_t *preg2 = __ADC_PTR_REG_OFFSET(ADCx->LTR1_TR1, (((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) … in LL_ADC_ConfigAnalogWDThresholds()
6225 MODIFY_REG(ADCx->LTR1_TR1, ADC3_TR1_AWDFILT, FilteringConfig); in LL_ADC_SetAWDFilteringConfiguration()
6254 return (uint32_t)(READ_BIT(ADCx->LTR1_TR1, ADC3_TR1_AWDFILT)); in LL_ADC_GetAWDFilteringConfiguration()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_adc.c937 CLEAR_BIT(hadc->Instance->LTR1_TR1, ADC3_TR1_HT1 | ADC3_TR1_LT1); in HAL_ADC_DeInit()
945 CLEAR_BIT(hadc->Instance->LTR1_TR1, ADC_LTR_LT); in HAL_ADC_DeInit()
3255 MODIFY_REG(hadc->Instance->LTR1_TR1, in HAL_ADC_AnalogWDGConfig()
3258 MODIFY_REG(hadc->Instance->LTR1_TR1, ADC3_TR1_LT1, tmpAWDLowThresholdShifted); in HAL_ADC_AnalogWDGConfig()
3259 …MODIFY_REG(hadc->Instance->LTR1_TR1, ADC3_TR1_HT1, (tmpAWDHighThresholdShifted << ADC3_TR1_HT1_Po… in HAL_ADC_AnalogWDGConfig()
3264 MODIFY_REG(hadc->Instance->LTR1_TR1, ADC_LTR_LT, tmpAWDLowThresholdShifted); in HAL_ADC_AnalogWDGConfig()
Dstm32h7xx_ll_adc.c663 MODIFY_REG(ADCx->LTR1_TR1, ADC3_TR1_AWDFILT | ADC3_TR1_HT1 | ADC3_TR1_LT1, ADC3_TR1_HT1); in LL_ADC_DeInit()
673 CLEAR_BIT(ADCx->LTR1_TR1, ADC_LTR_LT); in LL_ADC_DeInit()
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h255 …__IO uint32_t LTR1_TR1; /*!< ADC watchdog Lower threshold register 1, A… member
Dstm32h733xx.h254 …__IO uint32_t LTR1_TR1; /*!< ADC watchdog Lower threshold register 1, A… member
Dstm32h725xx.h252 …__IO uint32_t LTR1_TR1; /*!< ADC watchdog Lower threshold register 1, A… member
Dstm32h730xx.h254 …__IO uint32_t LTR1_TR1; /*!< ADC watchdog Lower threshold register 1, A… member
Dstm32h735xx.h255 …__IO uint32_t LTR1_TR1; /*!< ADC watchdog Lower threshold register 1, A… member
Dstm32h723xx.h251 …__IO uint32_t LTR1_TR1; /*!< ADC watchdog Lower threshold register 1, A… member