Home
last modified time | relevance | path

Searched refs:LL_APB4_GRP1_PERIPH_I2C4 (Results 1 – 5 of 5) sorted by relevance

/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_ll_i2c.c121 LL_APB4_GRP1_ForceReset(LL_APB4_GRP1_PERIPH_I2C4); in LL_I2C_DeInit()
124 LL_APB4_GRP1_ReleaseReset(LL_APB4_GRP1_PERIPH_I2C4); in LL_I2C_DeInit()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_i2c.c121 LL_APB4_GRP1_ForceReset(LL_APB4_GRP1_PERIPH_I2C4); in LL_I2C_DeInit()
124 LL_APB4_GRP1_ReleaseReset(LL_APB4_GRP1_PERIPH_I2C4); in LL_I2C_DeInit()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_hal_rcc.h1297 #define __HAL_RCC_I2C4_CLK_ENABLE() LL_APB4_GRP1_EnableClock(LL_APB4_GRP1_PERIPH_I2C4)
1298 #define __HAL_RCC_I2C4_CLK_DISABLE() LL_APB4_GRP1_DisableClock(LL_APB4_GRP1_PERIPH_I2C4)
1739 #define __HAL_RCC_I2C4_IS_CLK_ENABLED() LL_APB4_GRP1_IsEnabledClock(LL_APB4_GRP1_PERIPH_I2C4)
2225 #define __HAL_RCC_I2C4_FORCE_RESET() LL_APB4_GRP1_ForceReset(LL_APB4_GRP1_PERIPH_I2C4)
2226 #define __HAL_RCC_I2C4_RELEASE_RESET() LL_APB4_GRP1_ReleaseReset(LL_APB4_GRP1_PERIPH_I2C4)
2789 …ne __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() LL_APB4_GRP1_EnableClockLowPower(LL_APB4_GRP1_PERIPH_I2C4)
2790 …e __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() LL_APB4_GRP1_DisableClockLowPower(LL_APB4_GRP1_PERIPH_I2C4)
3211 …L_RCC_I2C4_IS_CLK_SLEEP_ENABLED() LL_APB4_GRP1_IsEnabledClockLowPower(LL_APB4_GRP1_PERIPH_I2C4)
Dstm32n6xx_ll_bus.h335 #define LL_APB4_GRP1_PERIPH_I2C4 RCC_APB4ENR1_I2C4EN macro
345 #define LL_APB4_GRP1_PERIPH_ALL (LL_APB4_GRP1_PERIPH_HDP | LL_APB4_GRP1_PERIPH_I2C4
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_bus.h357 #define LL_APB4_GRP1_PERIPH_I2C4 RCC_APB4ENR_I2C4EN macro