Home
last modified time | relevance | path

Searched refs:LISR (Results 1 – 25 of 97) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_dma.h1641 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF0)==(DMA_LISR_HTIF0)); in LL_DMA_IsActiveFlag_HT0()
1652 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF1)==(DMA_LISR_HTIF1)); in LL_DMA_IsActiveFlag_HT1()
1663 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF2)==(DMA_LISR_HTIF2)); in LL_DMA_IsActiveFlag_HT2()
1674 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF3)==(DMA_LISR_HTIF3)); in LL_DMA_IsActiveFlag_HT3()
1729 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0)); in LL_DMA_IsActiveFlag_TC0()
1740 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1)); in LL_DMA_IsActiveFlag_TC1()
1751 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2)); in LL_DMA_IsActiveFlag_TC2()
1762 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3)); in LL_DMA_IsActiveFlag_TC3()
1817 return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF0)==(DMA_LISR_TEIF0)); in LL_DMA_IsActiveFlag_TE0()
1828 return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF1)==(DMA_LISR_TEIF1)); in LL_DMA_IsActiveFlag_TE1()
[all …]
Dstm32f2xx_hal_dma.h533 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
534 …DLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_dma.h1674 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF0)==(DMA_LISR_HTIF0)); in LL_DMA_IsActiveFlag_HT0()
1685 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF1)==(DMA_LISR_HTIF1)); in LL_DMA_IsActiveFlag_HT1()
1696 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF2)==(DMA_LISR_HTIF2)); in LL_DMA_IsActiveFlag_HT2()
1707 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF3)==(DMA_LISR_HTIF3)); in LL_DMA_IsActiveFlag_HT3()
1762 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0)); in LL_DMA_IsActiveFlag_TC0()
1773 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1)); in LL_DMA_IsActiveFlag_TC1()
1784 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2)); in LL_DMA_IsActiveFlag_TC2()
1795 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3)); in LL_DMA_IsActiveFlag_TC3()
1850 return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF0)==(DMA_LISR_TEIF0)); in LL_DMA_IsActiveFlag_TE0()
1861 return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF1)==(DMA_LISR_TEIF1)); in LL_DMA_IsActiveFlag_TE1()
[all …]
Dstm32f7xx_hal_dma.h517 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
518 …DLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_dma.h1651 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF0)==(DMA_LISR_HTIF0)); in LL_DMA_IsActiveFlag_HT0()
1662 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF1)==(DMA_LISR_HTIF1)); in LL_DMA_IsActiveFlag_HT1()
1673 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF2)==(DMA_LISR_HTIF2)); in LL_DMA_IsActiveFlag_HT2()
1684 return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF3)==(DMA_LISR_HTIF3)); in LL_DMA_IsActiveFlag_HT3()
1739 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0)); in LL_DMA_IsActiveFlag_TC0()
1750 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1)); in LL_DMA_IsActiveFlag_TC1()
1761 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2)); in LL_DMA_IsActiveFlag_TC2()
1772 return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3)); in LL_DMA_IsActiveFlag_TC3()
1827 return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF0)==(DMA_LISR_TEIF0)); in LL_DMA_IsActiveFlag_TE0()
1838 return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF1)==(DMA_LISR_TEIF1)); in LL_DMA_IsActiveFlag_TE1()
[all …]
Dstm32f4xx_hal_dma.h543 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
544 …DLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
/hal_stm32-latest/stm32cube/stm32mp1xx/drivers/include/
Dstm32mp1xx_ll_dma.h1932 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF0) == (DMA_LISR_HTIF0)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT0()
1943 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF1) == (DMA_LISR_HTIF1)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT1()
1954 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF2) == (DMA_LISR_HTIF2)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT2()
1965 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF3) == (DMA_LISR_HTIF3)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT3()
2020 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF0) == (DMA_LISR_TCIF0)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC0()
2031 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF1) == (DMA_LISR_TCIF1)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC1()
2042 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF2) == (DMA_LISR_TCIF2)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC2()
2053 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF3) == (DMA_LISR_TCIF3)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC3()
2108 return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF0) == (DMA_LISR_TEIF0)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TE0()
2119 return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF1) == (DMA_LISR_TEIF1)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TE1()
[all …]
Dstm32mp1xx_hal_dma.h722 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
723 …DLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_dma.h2075 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF0) == (DMA_LISR_HTIF0)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT0()
2086 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF1) == (DMA_LISR_HTIF1)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT1()
2097 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF2) == (DMA_LISR_HTIF2)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT2()
2108 return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF3) == (DMA_LISR_HTIF3)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_HT3()
2163 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF0) == (DMA_LISR_TCIF0)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC0()
2174 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF1) == (DMA_LISR_TCIF1)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC1()
2185 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF2) == (DMA_LISR_TCIF2)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC2()
2196 return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF3) == (DMA_LISR_TCIF3)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TC3()
2251 return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF0) == (DMA_LISR_TEIF0)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TE0()
2262 return ((READ_BIT(DMAx->LISR, DMA_LISR_TEIF1) == (DMA_LISR_TEIF1)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_TE1()
[all …]
Dstm32h7xx_hal_dma.h1022 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7 )? (DMA2->LISR & (__FLAG__)) :\
1023 …__)->Instance) > (uint32_t)DMA1_Stream3 )? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
1028 ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
1029 …DLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h243 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f410rx.h243 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f410tx.h240 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f401xc.h225 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f401xe.h225 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f411xe.h226 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f405xx.h336 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f412cx.h346 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f415xx.h335 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f423xx.h386 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h334 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f205xx.h333 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f207xx.h354 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h341 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member
Dstm32f722xx.h341 __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ member

1234