Home
last modified time | relevance | path

Searched refs:GPIO_HWCFGR1_AFRH_RES_4 (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h20126 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151fxx_cm4.h20289 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151axx_ca7.h20126 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151axx_cm4.h20092 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151dxx_cm4.h20092 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151cxx_ca7.h20323 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151cxx_cm4.h20289 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp151fxx_ca7.h20323 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153axx_ca7.h21677 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153axx_cm4.h21643 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153cxx_ca7.h21874 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153cxx_cm4.h21840 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153dxx_ca7.h21677 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153dxx_cm4.h21643 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153fxx_ca7.h21874 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp153fxx_cm4.h21840 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157axx_ca7.h22900 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157axx_cm4.h22866 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157cxx_ca7.h23097 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157cxx_cm4.h23063 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157dxx_ca7.h22900 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157dxx_cm4.h22866 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157fxx_ca7.h23097 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro
Dstm32mp157fxx_cm4.h23063 #define GPIO_HWCFGR1_AFRH_RES_4 (0x10UL << GPIO_HWCFGR1_AFRH_RES_Pos) /*!< 0x00000010 */ macro