Home
last modified time | relevance | path

Searched refs:GPIO_HWCFGR10_SPEED_CFG_Pos (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h19764 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19765 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19767 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19768 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19769 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19770 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151fxx_cm4.h19927 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19928 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19930 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19931 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19932 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19933 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151axx_ca7.h19764 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19765 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19767 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19768 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19769 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19770 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151axx_cm4.h19730 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19731 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19733 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19734 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19735 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19736 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151dxx_cm4.h19730 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19731 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19733 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19734 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19735 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19736 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151cxx_ca7.h19961 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19962 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19964 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19965 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19966 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19967 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151cxx_cm4.h19927 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19928 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19930 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19931 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19932 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19933 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp151fxx_ca7.h19961 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
19962 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
19964 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
19965 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
19966 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
19967 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153axx_ca7.h21315 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21316 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21318 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21319 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21320 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21321 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153axx_cm4.h21281 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21282 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21284 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21285 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21286 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21287 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153cxx_ca7.h21512 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21513 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21515 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21516 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21517 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21518 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153cxx_cm4.h21478 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21479 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21481 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21482 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21483 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21484 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153dxx_ca7.h21315 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21316 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21318 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21319 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21320 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21321 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153dxx_cm4.h21281 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21282 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21284 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21285 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21286 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21287 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153fxx_ca7.h21512 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21513 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21515 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21516 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21517 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21518 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp153fxx_cm4.h21478 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
21479 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
21481 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
21482 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
21483 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
21484 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157axx_ca7.h22538 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22539 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22541 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22542 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22543 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22544 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157axx_cm4.h22504 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22505 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22507 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22508 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22509 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22510 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157cxx_ca7.h22735 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22736 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22738 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22739 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22740 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22741 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157cxx_cm4.h22701 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22702 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22704 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22705 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22706 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22707 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157dxx_ca7.h22538 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22539 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22541 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22542 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22543 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22544 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157dxx_cm4.h22504 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22505 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22507 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22508 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22509 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22510 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157fxx_ca7.h22735 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22736 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22738 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22739 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22740 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22741 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */
Dstm32mp157fxx_cm4.h22701 #define GPIO_HWCFGR10_SPEED_CFG_Pos (8U) macro
22702 #define GPIO_HWCFGR10_SPEED_CFG_Msk (0xFUL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000F00 */
22704 #define GPIO_HWCFGR10_SPEED_CFG_0 (0x1UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000100 */
22705 #define GPIO_HWCFGR10_SPEED_CFG_1 (0x2UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000200 */
22706 #define GPIO_HWCFGR10_SPEED_CFG_2 (0x4UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000400 */
22707 #define GPIO_HWCFGR10_SPEED_CFG_3 (0x8UL << GPIO_HWCFGR10_SPEED_CFG_Pos) /*!< 0x00000800 */