Home
last modified time | relevance | path

Searched refs:FLASH_OPTCR_WDG_SW_Pos (Results 1 – 25 of 27) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h2480 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
2481 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f410rx.h2480 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
2481 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f410tx.h2470 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
2471 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f401xc.h2401 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
2402 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f401xe.h2401 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
2402 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f411xe.h2404 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
2405 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f405xx.h6490 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6491 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f412cx.h6554 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6555 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f415xx.h6672 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6673 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f423xx.h6966 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6967 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f407xx.h6790 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6791 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f412zx.h6614 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6615 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f412rx.h6608 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6609 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f412vx.h6610 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6611 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f413xx.h6930 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6931 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f427xx.h7180 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
7181 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f446xx.h6976 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6977 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f417xx.h6969 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6970 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f429xx.h7239 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
7240 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f439xx.h7426 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
7427 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f437xx.h7372 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
7373 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h6637 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6638 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f205xx.h6487 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6488 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f207xx.h6786 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6787 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */
Dstm32f217xx.h6936 #define FLASH_OPTCR_WDG_SW_Pos (5U) macro
6937 #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */

12