Home
last modified time | relevance | path

Searched refs:ETH_MACTSCR_TSIPENA_Pos (Results 1 – 25 of 54) sorted by relevance

123

/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_eth.c1514 ((uint32_t)ptpconfig->TimestampEthernet << ETH_MACTSCR_TSIPENA_Pos) | in HAL_ETH_PTP_SetConfig()
1584 … ETH_MACTSCR_TSIPENA) >> ETH_MACTSCR_TSIPENA_Pos) > 0U) ? ENABLE : DISABLE; in HAL_ETH_PTP_GetConfig()
/hal_stm32-latest/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_eth.c1526 ((uint32_t)ptpconfig->TimestampEthernet << ETH_MACTSCR_TSIPENA_Pos) | in HAL_ETH_PTP_SetConfig()
1602 … ETH_MACTSCR_TSIPENA) >> ETH_MACTSCR_TSIPENA_Pos) > 0U) ? ENABLE : DISABLE; in HAL_ETH_PTP_GetConfig()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_eth.c1526 ((uint32_t)ptpconfig->TimestampEthernet << ETH_MACTSCR_TSIPENA_Pos) | in HAL_ETH_PTP_SetConfig()
1602 … ETH_MACTSCR_TSIPENA) >> ETH_MACTSCR_TSIPENA_Pos) > 0U) ? ENABLE : DISABLE; in HAL_ETH_PTP_GetConfig()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/src/
Dstm32n6xx_hal_eth.c1575 ((uint32_t)ptpconfig->TimestampEthernet << ETH_MACTSCR_TSIPENA_Pos) | in HAL_ETH_PTP_SetConfig()
1647 ETH_MACTSCR_TSIPENA_Pos) > 0U) ? ENABLE : DISABLE; in HAL_ETH_PTP_GetConfig()
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h6732 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
6733 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h7s7xx.h7256 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7257 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h7s3xx.h7177 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7178 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h7r7xx.h6809 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
6810 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h8314 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8315 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h733xx.h8313 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8314 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h725xx.h8060 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8061 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h730xx.h8313 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8314 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h735xx.h8314 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8315 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h742xx.h7786 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7787 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h723xx.h8059 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8060 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h750xx.h8074 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8075 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h753xx.h8074 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8075 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h745xx.h7988 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7989 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h745xg.h7988 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7989 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h743xx.h7881 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7882 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h755xx.h8181 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8182 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h757xx.h8264 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8265 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h747xg.h8071 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
8072 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h573xx.h7205 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
7206 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…
Dstm32h563xx.h6796 #define ETH_MACTSCR_TSIPENA_Pos (11U) macro
6797 #define ETH_MACTSCR_TSIPENA_Msk (0x1UL << ETH_MACTSCR_TSIPENA_Pos) /*!< 0x000…

123