Home
last modified time | relevance | path

Searched refs:ETH_MACMDIOAR_CR_DIV8AR_Pos (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h6352 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
6353 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h7s7xx.h6876 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
6877 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h7s3xx.h6797 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
6798 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h7r7xx.h6429 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
6430 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h7934 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7935 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h733xx.h7933 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7934 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h725xx.h7680 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7681 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h730xx.h7933 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7934 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h735xx.h7934 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7935 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h742xx.h7406 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7407 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h723xx.h7679 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7680 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h750xx.h7694 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7695 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h753xx.h7694 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7695 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h745xx.h7608 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7609 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h745xg.h7608 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7609 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h743xx.h7501 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7502 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h755xx.h7801 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7802 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h757xx.h7884 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7885 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h747xg.h7691 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7692 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h747xx.h7691 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
7692 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h573xx.h6825 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
6826 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32h563xx.h6416 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
6417 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h12985 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
12986 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32n657xx.h13927 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
13928 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…
Dstm32n655xx.h13685 #define ETH_MACMDIOAR_CR_DIV8AR_Pos (9U) macro
13686 #define ETH_MACMDIOAR_CR_DIV8AR_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV8AR_Pos) /*!< 0…

12