Home
last modified time | relevance | path

Searched refs:ETH_MACMDIOAR_CR_DIV124_Pos (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h6343 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
6344 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h7s7xx.h6867 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
6868 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h7s3xx.h6788 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
6789 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h7r7xx.h6420 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
6421 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h730xxq.h7925 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7926 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h733xx.h7924 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7925 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h725xx.h7671 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7672 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h730xx.h7924 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7925 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h735xx.h7925 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7926 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h742xx.h7397 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7398 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h723xx.h7670 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7671 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h750xx.h7685 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7686 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h753xx.h7685 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7686 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h745xx.h7599 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7600 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h745xg.h7599 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7600 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h743xx.h7492 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7493 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h755xx.h7792 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7793 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h757xx.h7875 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7876 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h747xg.h7682 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7683 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h747xx.h7682 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
7683 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h573xx.h6816 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
6817 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32h563xx.h6407 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
6408 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h12970 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
12971 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32n657xx.h13912 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
13913 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…
Dstm32n655xx.h13670 #define ETH_MACMDIOAR_CR_DIV124_Pos (8U) macro
13671 #define ETH_MACMDIOAR_CR_DIV124_Msk (0x5UL << ETH_MACMDIOAR_CR_DIV124_Pos) /*!< 0…

12