Home
last modified time | relevance | path

Searched refs:DTS_T0VALR1_TS1_FMT0_Pos (Results 1 – 25 of 46) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h6628 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
6629 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h523xx.h9067 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
9068 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h562xx.h9793 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
9794 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h533xx.h9476 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
9477 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h573xx.h12286 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
12287 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h563xx.h11877 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
11878 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h17531 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
17532 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7b0xx.h18011 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
18012 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7b0xxq.h18023 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
18024 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7a3xxq.h17543 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
17544 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7b3xx.h18018 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
18019 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7b3xxq.h18030 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
18031 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h730xxq.h19711 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
19712 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h733xx.h19699 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
19700 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h725xx.h19224 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
19225 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h730xx.h19699 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
19700 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h735xx.h19711 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
19712 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h723xx.h19212 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
19213 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h5490 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
5491 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7s7xx.h6014 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
6015 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7s3xx.h5935 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
5936 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32h7r7xx.h5567 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
5568 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_ca7.h31914 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
31915 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32mp151fxx_cm4.h32077 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
32078 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */
Dstm32mp151axx_ca7.h31914 #define DTS_T0VALR1_TS1_FMT0_Pos (0U) macro
31915 #define DTS_T0VALR1_TS1_FMT0_Msk (0xFFFFUL << DTS_T0VALR1_TS1_FMT0_Pos) /*!< 0x0000FFFF */

12