Searched refs:DMA_SxFCR_DMDIS_Pos (Results 1 – 25 of 87) sorted by relevance
1234
1587 #define DMA_SxFCR_DMDIS_Pos (2U) macro1588 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
1577 #define DMA_SxFCR_DMDIS_Pos (2U) macro1578 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
1528 #define DMA_SxFCR_DMDIS_Pos (2U) macro1529 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
1531 #define DMA_SxFCR_DMDIS_Pos (2U) macro1532 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5620 #define DMA_SxFCR_DMDIS_Pos (2U) macro5621 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5681 #define DMA_SxFCR_DMDIS_Pos (2U) macro5682 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5802 #define DMA_SxFCR_DMDIS_Pos (2U) macro5803 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
6074 #define DMA_SxFCR_DMDIS_Pos (2U) macro6075 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5920 #define DMA_SxFCR_DMDIS_Pos (2U) macro5921 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5741 #define DMA_SxFCR_DMDIS_Pos (2U) macro5742 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5735 #define DMA_SxFCR_DMDIS_Pos (2U) macro5736 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5737 #define DMA_SxFCR_DMDIS_Pos (2U) macro5738 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
6038 #define DMA_SxFCR_DMDIS_Pos (2U) macro6039 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
6011 #define DMA_SxFCR_DMDIS_Pos (2U) macro6012 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5772 #define DMA_SxFCR_DMDIS_Pos (2U) macro5773 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5622 #define DMA_SxFCR_DMDIS_Pos (2U) macro5623 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5921 #define DMA_SxFCR_DMDIS_Pos (2U) macro5922 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
6071 #define DMA_SxFCR_DMDIS_Pos (2U) macro6072 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5587 #define DMA_SxFCR_DMDIS_Pos (2U) macro5588 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5571 #define DMA_SxFCR_DMDIS_Pos (2U) macro5572 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5801 #define DMA_SxFCR_DMDIS_Pos (2U) macro5802 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
5785 #define DMA_SxFCR_DMDIS_Pos (2U) macro5786 #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */
