Home
last modified time | relevance | path

Searched refs:DMA_SxCR_TEIE_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1541 #define DMA_SxCR_TEIE_Pos (2U) macro
1542 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f410rx.h1541 #define DMA_SxCR_TEIE_Pos (2U) macro
1542 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f410tx.h1531 #define DMA_SxCR_TEIE_Pos (2U) macro
1532 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f401xc.h1482 #define DMA_SxCR_TEIE_Pos (2U) macro
1483 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f401xe.h1482 #define DMA_SxCR_TEIE_Pos (2U) macro
1483 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f411xe.h1485 #define DMA_SxCR_TEIE_Pos (2U) macro
1486 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f405xx.h5574 #define DMA_SxCR_TEIE_Pos (2U) macro
5575 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f412cx.h5635 #define DMA_SxCR_TEIE_Pos (2U) macro
5636 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f415xx.h5756 #define DMA_SxCR_TEIE_Pos (2U) macro
5757 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f423xx.h6028 #define DMA_SxCR_TEIE_Pos (2U) macro
6029 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f407xx.h5874 #define DMA_SxCR_TEIE_Pos (2U) macro
5875 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f412zx.h5695 #define DMA_SxCR_TEIE_Pos (2U) macro
5696 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f412rx.h5689 #define DMA_SxCR_TEIE_Pos (2U) macro
5690 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f412vx.h5691 #define DMA_SxCR_TEIE_Pos (2U) macro
5692 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f413xx.h5992 #define DMA_SxCR_TEIE_Pos (2U) macro
5993 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f427xx.h5965 #define DMA_SxCR_TEIE_Pos (2U) macro
5966 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5726 #define DMA_SxCR_TEIE_Pos (2U) macro
5727 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f205xx.h5576 #define DMA_SxCR_TEIE_Pos (2U) macro
5577 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f207xx.h5875 #define DMA_SxCR_TEIE_Pos (2U) macro
5876 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f217xx.h6025 #define DMA_SxCR_TEIE_Pos (2U) macro
6026 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5546 #define DMA_SxCR_TEIE_Pos (2U) macro
5547 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f722xx.h5530 #define DMA_SxCR_TEIE_Pos (2U) macro
5531 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f730xx.h5760 #define DMA_SxCR_TEIE_Pos (2U) macro
5761 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f733xx.h5760 #define DMA_SxCR_TEIE_Pos (2U) macro
5761 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */
Dstm32f732xx.h5744 #define DMA_SxCR_TEIE_Pos (2U) macro
5745 #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */

1234