Home
last modified time | relevance | path

Searched refs:DMA_SxCR_HTIE_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1538 #define DMA_SxCR_HTIE_Pos (3U) macro
1539 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f410rx.h1538 #define DMA_SxCR_HTIE_Pos (3U) macro
1539 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f410tx.h1528 #define DMA_SxCR_HTIE_Pos (3U) macro
1529 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f401xc.h1479 #define DMA_SxCR_HTIE_Pos (3U) macro
1480 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f401xe.h1479 #define DMA_SxCR_HTIE_Pos (3U) macro
1480 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f411xe.h1482 #define DMA_SxCR_HTIE_Pos (3U) macro
1483 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f405xx.h5571 #define DMA_SxCR_HTIE_Pos (3U) macro
5572 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f412cx.h5632 #define DMA_SxCR_HTIE_Pos (3U) macro
5633 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f415xx.h5753 #define DMA_SxCR_HTIE_Pos (3U) macro
5754 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f423xx.h6025 #define DMA_SxCR_HTIE_Pos (3U) macro
6026 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f407xx.h5871 #define DMA_SxCR_HTIE_Pos (3U) macro
5872 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f412zx.h5692 #define DMA_SxCR_HTIE_Pos (3U) macro
5693 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f412rx.h5686 #define DMA_SxCR_HTIE_Pos (3U) macro
5687 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f412vx.h5688 #define DMA_SxCR_HTIE_Pos (3U) macro
5689 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f413xx.h5989 #define DMA_SxCR_HTIE_Pos (3U) macro
5990 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f427xx.h5962 #define DMA_SxCR_HTIE_Pos (3U) macro
5963 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5723 #define DMA_SxCR_HTIE_Pos (3U) macro
5724 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f205xx.h5573 #define DMA_SxCR_HTIE_Pos (3U) macro
5574 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f207xx.h5872 #define DMA_SxCR_HTIE_Pos (3U) macro
5873 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f217xx.h6022 #define DMA_SxCR_HTIE_Pos (3U) macro
6023 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5543 #define DMA_SxCR_HTIE_Pos (3U) macro
5544 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f722xx.h5527 #define DMA_SxCR_HTIE_Pos (3U) macro
5528 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f730xx.h5757 #define DMA_SxCR_HTIE_Pos (3U) macro
5758 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f733xx.h5757 #define DMA_SxCR_HTIE_Pos (3U) macro
5758 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */
Dstm32f732xx.h5741 #define DMA_SxCR_HTIE_Pos (3U) macro
5742 #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */

1234