Home
last modified time | relevance | path

Searched refs:DMA_SxCR_CIRC_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1524 #define DMA_SxCR_CIRC_Pos (8U) macro
1525 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f410rx.h1524 #define DMA_SxCR_CIRC_Pos (8U) macro
1525 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f410tx.h1514 #define DMA_SxCR_CIRC_Pos (8U) macro
1515 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f401xc.h1465 #define DMA_SxCR_CIRC_Pos (8U) macro
1466 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f401xe.h1465 #define DMA_SxCR_CIRC_Pos (8U) macro
1466 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f411xe.h1468 #define DMA_SxCR_CIRC_Pos (8U) macro
1469 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f405xx.h5557 #define DMA_SxCR_CIRC_Pos (8U) macro
5558 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f412cx.h5618 #define DMA_SxCR_CIRC_Pos (8U) macro
5619 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f415xx.h5739 #define DMA_SxCR_CIRC_Pos (8U) macro
5740 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f423xx.h6011 #define DMA_SxCR_CIRC_Pos (8U) macro
6012 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f407xx.h5857 #define DMA_SxCR_CIRC_Pos (8U) macro
5858 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f412zx.h5678 #define DMA_SxCR_CIRC_Pos (8U) macro
5679 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f412rx.h5672 #define DMA_SxCR_CIRC_Pos (8U) macro
5673 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f412vx.h5674 #define DMA_SxCR_CIRC_Pos (8U) macro
5675 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f413xx.h5975 #define DMA_SxCR_CIRC_Pos (8U) macro
5976 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f427xx.h5948 #define DMA_SxCR_CIRC_Pos (8U) macro
5949 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5709 #define DMA_SxCR_CIRC_Pos (8U) macro
5710 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f205xx.h5559 #define DMA_SxCR_CIRC_Pos (8U) macro
5560 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f207xx.h5858 #define DMA_SxCR_CIRC_Pos (8U) macro
5859 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f217xx.h6008 #define DMA_SxCR_CIRC_Pos (8U) macro
6009 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5529 #define DMA_SxCR_CIRC_Pos (8U) macro
5530 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f722xx.h5513 #define DMA_SxCR_CIRC_Pos (8U) macro
5514 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f730xx.h5743 #define DMA_SxCR_CIRC_Pos (8U) macro
5744 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f733xx.h5743 #define DMA_SxCR_CIRC_Pos (8U) macro
5744 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */
Dstm32f732xx.h5727 #define DMA_SxCR_CIRC_Pos (8U) macro
5728 #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */

1234