Home
last modified time | relevance | path

Searched refs:DMA_LISR_TCIF2_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1612 #define DMA_LISR_TCIF2_Pos (21U) macro
1613 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f410rx.h1612 #define DMA_LISR_TCIF2_Pos (21U) macro
1613 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f410tx.h1602 #define DMA_LISR_TCIF2_Pos (21U) macro
1603 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f401xc.h1553 #define DMA_LISR_TCIF2_Pos (21U) macro
1554 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f401xe.h1553 #define DMA_LISR_TCIF2_Pos (21U) macro
1554 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f411xe.h1556 #define DMA_LISR_TCIF2_Pos (21U) macro
1557 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f405xx.h5645 #define DMA_LISR_TCIF2_Pos (21U) macro
5646 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f412cx.h5706 #define DMA_LISR_TCIF2_Pos (21U) macro
5707 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f415xx.h5827 #define DMA_LISR_TCIF2_Pos (21U) macro
5828 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f423xx.h6099 #define DMA_LISR_TCIF2_Pos (21U) macro
6100 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f407xx.h5945 #define DMA_LISR_TCIF2_Pos (21U) macro
5946 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f412zx.h5766 #define DMA_LISR_TCIF2_Pos (21U) macro
5767 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f412rx.h5760 #define DMA_LISR_TCIF2_Pos (21U) macro
5761 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f412vx.h5762 #define DMA_LISR_TCIF2_Pos (21U) macro
5763 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f413xx.h6063 #define DMA_LISR_TCIF2_Pos (21U) macro
6064 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f427xx.h6036 #define DMA_LISR_TCIF2_Pos (21U) macro
6037 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5797 #define DMA_LISR_TCIF2_Pos (21U) macro
5798 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f205xx.h5647 #define DMA_LISR_TCIF2_Pos (21U) macro
5648 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f207xx.h5946 #define DMA_LISR_TCIF2_Pos (21U) macro
5947 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f217xx.h6096 #define DMA_LISR_TCIF2_Pos (21U) macro
6097 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5612 #define DMA_LISR_TCIF2_Pos (21U) macro
5613 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f722xx.h5596 #define DMA_LISR_TCIF2_Pos (21U) macro
5597 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f730xx.h5826 #define DMA_LISR_TCIF2_Pos (21U) macro
5827 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f733xx.h5826 #define DMA_LISR_TCIF2_Pos (21U) macro
5827 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */
Dstm32f732xx.h5810 #define DMA_LISR_TCIF2_Pos (21U) macro
5811 #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */

1234