Home
last modified time | relevance | path

Searched refs:DMA_LISR_HTIF0_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1645 #define DMA_LISR_HTIF0_Pos (4U) macro
1646 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f410rx.h1645 #define DMA_LISR_HTIF0_Pos (4U) macro
1646 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f410tx.h1635 #define DMA_LISR_HTIF0_Pos (4U) macro
1636 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f401xc.h1586 #define DMA_LISR_HTIF0_Pos (4U) macro
1587 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f401xe.h1586 #define DMA_LISR_HTIF0_Pos (4U) macro
1587 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f411xe.h1589 #define DMA_LISR_HTIF0_Pos (4U) macro
1590 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f405xx.h5678 #define DMA_LISR_HTIF0_Pos (4U) macro
5679 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f412cx.h5739 #define DMA_LISR_HTIF0_Pos (4U) macro
5740 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f415xx.h5860 #define DMA_LISR_HTIF0_Pos (4U) macro
5861 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f423xx.h6132 #define DMA_LISR_HTIF0_Pos (4U) macro
6133 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f407xx.h5978 #define DMA_LISR_HTIF0_Pos (4U) macro
5979 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f412zx.h5799 #define DMA_LISR_HTIF0_Pos (4U) macro
5800 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f412rx.h5793 #define DMA_LISR_HTIF0_Pos (4U) macro
5794 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f412vx.h5795 #define DMA_LISR_HTIF0_Pos (4U) macro
5796 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f413xx.h6096 #define DMA_LISR_HTIF0_Pos (4U) macro
6097 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f427xx.h6069 #define DMA_LISR_HTIF0_Pos (4U) macro
6070 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5830 #define DMA_LISR_HTIF0_Pos (4U) macro
5831 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f205xx.h5680 #define DMA_LISR_HTIF0_Pos (4U) macro
5681 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f207xx.h5979 #define DMA_LISR_HTIF0_Pos (4U) macro
5980 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f217xx.h6129 #define DMA_LISR_HTIF0_Pos (4U) macro
6130 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5645 #define DMA_LISR_HTIF0_Pos (4U) macro
5646 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f722xx.h5629 #define DMA_LISR_HTIF0_Pos (4U) macro
5630 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f730xx.h5859 #define DMA_LISR_HTIF0_Pos (4U) macro
5860 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f733xx.h5859 #define DMA_LISR_HTIF0_Pos (4U) macro
5860 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */
Dstm32f732xx.h5843 #define DMA_LISR_HTIF0_Pos (4U) macro
5844 #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */

1234