Home
last modified time | relevance | path

Searched refs:DMA_LISR_FEIF2_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1624 #define DMA_LISR_FEIF2_Pos (16U) macro
1625 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f410rx.h1624 #define DMA_LISR_FEIF2_Pos (16U) macro
1625 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f410tx.h1614 #define DMA_LISR_FEIF2_Pos (16U) macro
1615 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f401xc.h1565 #define DMA_LISR_FEIF2_Pos (16U) macro
1566 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f401xe.h1565 #define DMA_LISR_FEIF2_Pos (16U) macro
1566 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f411xe.h1568 #define DMA_LISR_FEIF2_Pos (16U) macro
1569 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f405xx.h5657 #define DMA_LISR_FEIF2_Pos (16U) macro
5658 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f412cx.h5718 #define DMA_LISR_FEIF2_Pos (16U) macro
5719 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f415xx.h5839 #define DMA_LISR_FEIF2_Pos (16U) macro
5840 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f423xx.h6111 #define DMA_LISR_FEIF2_Pos (16U) macro
6112 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f407xx.h5957 #define DMA_LISR_FEIF2_Pos (16U) macro
5958 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f412zx.h5778 #define DMA_LISR_FEIF2_Pos (16U) macro
5779 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f412rx.h5772 #define DMA_LISR_FEIF2_Pos (16U) macro
5773 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f412vx.h5774 #define DMA_LISR_FEIF2_Pos (16U) macro
5775 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f413xx.h6075 #define DMA_LISR_FEIF2_Pos (16U) macro
6076 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f427xx.h6048 #define DMA_LISR_FEIF2_Pos (16U) macro
6049 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5809 #define DMA_LISR_FEIF2_Pos (16U) macro
5810 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f205xx.h5659 #define DMA_LISR_FEIF2_Pos (16U) macro
5660 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f207xx.h5958 #define DMA_LISR_FEIF2_Pos (16U) macro
5959 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f217xx.h6108 #define DMA_LISR_FEIF2_Pos (16U) macro
6109 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5624 #define DMA_LISR_FEIF2_Pos (16U) macro
5625 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f722xx.h5608 #define DMA_LISR_FEIF2_Pos (16U) macro
5609 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f730xx.h5838 #define DMA_LISR_FEIF2_Pos (16U) macro
5839 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f733xx.h5838 #define DMA_LISR_FEIF2_Pos (16U) macro
5839 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */
Dstm32f732xx.h5822 #define DMA_LISR_FEIF2_Pos (16U) macro
5823 #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */

1234