Home
last modified time | relevance | path

Searched refs:DMA_LISR_FEIF0_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1654 #define DMA_LISR_FEIF0_Pos (0U) macro
1655 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f410rx.h1654 #define DMA_LISR_FEIF0_Pos (0U) macro
1655 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f410tx.h1644 #define DMA_LISR_FEIF0_Pos (0U) macro
1645 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f401xc.h1595 #define DMA_LISR_FEIF0_Pos (0U) macro
1596 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f401xe.h1595 #define DMA_LISR_FEIF0_Pos (0U) macro
1596 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f411xe.h1598 #define DMA_LISR_FEIF0_Pos (0U) macro
1599 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f405xx.h5687 #define DMA_LISR_FEIF0_Pos (0U) macro
5688 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f412cx.h5748 #define DMA_LISR_FEIF0_Pos (0U) macro
5749 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f415xx.h5869 #define DMA_LISR_FEIF0_Pos (0U) macro
5870 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f423xx.h6141 #define DMA_LISR_FEIF0_Pos (0U) macro
6142 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f407xx.h5987 #define DMA_LISR_FEIF0_Pos (0U) macro
5988 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f412zx.h5808 #define DMA_LISR_FEIF0_Pos (0U) macro
5809 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f412rx.h5802 #define DMA_LISR_FEIF0_Pos (0U) macro
5803 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f412vx.h5804 #define DMA_LISR_FEIF0_Pos (0U) macro
5805 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f413xx.h6105 #define DMA_LISR_FEIF0_Pos (0U) macro
6106 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f427xx.h6078 #define DMA_LISR_FEIF0_Pos (0U) macro
6079 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5839 #define DMA_LISR_FEIF0_Pos (0U) macro
5840 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f205xx.h5689 #define DMA_LISR_FEIF0_Pos (0U) macro
5690 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f207xx.h5988 #define DMA_LISR_FEIF0_Pos (0U) macro
5989 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f217xx.h6138 #define DMA_LISR_FEIF0_Pos (0U) macro
6139 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5654 #define DMA_LISR_FEIF0_Pos (0U) macro
5655 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f722xx.h5638 #define DMA_LISR_FEIF0_Pos (0U) macro
5639 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f730xx.h5868 #define DMA_LISR_FEIF0_Pos (0U) macro
5869 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f733xx.h5868 #define DMA_LISR_FEIF0_Pos (0U) macro
5869 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */
Dstm32f732xx.h5852 #define DMA_LISR_FEIF0_Pos (0U) macro
5853 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */

1234