Home
last modified time | relevance | path

Searched refs:DMA_LISR_FEIF0_Msk (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1655 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
1656 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f410rx.h1655 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
1656 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f410tx.h1645 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
1646 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f401xc.h1596 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
1597 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f401xe.h1596 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
1597 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f411xe.h1599 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
1600 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f405xx.h5688 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5689 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f412cx.h5749 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5750 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f415xx.h5870 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5871 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f423xx.h6142 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
6143 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f407xx.h5988 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5989 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f412zx.h5809 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5810 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f412rx.h5803 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5804 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f412vx.h5805 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5806 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f413xx.h6106 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
6107 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f427xx.h6079 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
6080 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5840 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5841 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f205xx.h5690 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5691 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f207xx.h5989 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5990 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f217xx.h6139 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
6140 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5655 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5656 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f722xx.h5639 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5640 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f730xx.h5869 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5870 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f733xx.h5869 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5870 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk
Dstm32f732xx.h5853 #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ macro
5854 #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk

1234