Home
last modified time | relevance | path

Searched refs:DMA_LISR_DMEIF0_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1651 #define DMA_LISR_DMEIF0_Pos (2U) macro
1652 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f410rx.h1651 #define DMA_LISR_DMEIF0_Pos (2U) macro
1652 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f410tx.h1641 #define DMA_LISR_DMEIF0_Pos (2U) macro
1642 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f401xc.h1592 #define DMA_LISR_DMEIF0_Pos (2U) macro
1593 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f401xe.h1592 #define DMA_LISR_DMEIF0_Pos (2U) macro
1593 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f411xe.h1595 #define DMA_LISR_DMEIF0_Pos (2U) macro
1596 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f405xx.h5684 #define DMA_LISR_DMEIF0_Pos (2U) macro
5685 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f412cx.h5745 #define DMA_LISR_DMEIF0_Pos (2U) macro
5746 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f415xx.h5866 #define DMA_LISR_DMEIF0_Pos (2U) macro
5867 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f423xx.h6138 #define DMA_LISR_DMEIF0_Pos (2U) macro
6139 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f407xx.h5984 #define DMA_LISR_DMEIF0_Pos (2U) macro
5985 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f412zx.h5805 #define DMA_LISR_DMEIF0_Pos (2U) macro
5806 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f412rx.h5799 #define DMA_LISR_DMEIF0_Pos (2U) macro
5800 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f412vx.h5801 #define DMA_LISR_DMEIF0_Pos (2U) macro
5802 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f413xx.h6102 #define DMA_LISR_DMEIF0_Pos (2U) macro
6103 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f427xx.h6075 #define DMA_LISR_DMEIF0_Pos (2U) macro
6076 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5836 #define DMA_LISR_DMEIF0_Pos (2U) macro
5837 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f205xx.h5686 #define DMA_LISR_DMEIF0_Pos (2U) macro
5687 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f207xx.h5985 #define DMA_LISR_DMEIF0_Pos (2U) macro
5986 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f217xx.h6135 #define DMA_LISR_DMEIF0_Pos (2U) macro
6136 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5651 #define DMA_LISR_DMEIF0_Pos (2U) macro
5652 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f722xx.h5635 #define DMA_LISR_DMEIF0_Pos (2U) macro
5636 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f730xx.h5865 #define DMA_LISR_DMEIF0_Pos (2U) macro
5866 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f733xx.h5865 #define DMA_LISR_DMEIF0_Pos (2U) macro
5866 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
Dstm32f732xx.h5849 #define DMA_LISR_DMEIF0_Pos (2U) macro
5850 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */

1234