Searched refs:DMA_LISR_DMEIF0_Pos (Results 1 – 25 of 87) sorted by relevance
1234
1651 #define DMA_LISR_DMEIF0_Pos (2U) macro1652 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
1641 #define DMA_LISR_DMEIF0_Pos (2U) macro1642 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
1592 #define DMA_LISR_DMEIF0_Pos (2U) macro1593 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
1595 #define DMA_LISR_DMEIF0_Pos (2U) macro1596 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5684 #define DMA_LISR_DMEIF0_Pos (2U) macro5685 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5745 #define DMA_LISR_DMEIF0_Pos (2U) macro5746 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5866 #define DMA_LISR_DMEIF0_Pos (2U) macro5867 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
6138 #define DMA_LISR_DMEIF0_Pos (2U) macro6139 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5984 #define DMA_LISR_DMEIF0_Pos (2U) macro5985 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5805 #define DMA_LISR_DMEIF0_Pos (2U) macro5806 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5799 #define DMA_LISR_DMEIF0_Pos (2U) macro5800 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5801 #define DMA_LISR_DMEIF0_Pos (2U) macro5802 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
6102 #define DMA_LISR_DMEIF0_Pos (2U) macro6103 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
6075 #define DMA_LISR_DMEIF0_Pos (2U) macro6076 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5836 #define DMA_LISR_DMEIF0_Pos (2U) macro5837 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5686 #define DMA_LISR_DMEIF0_Pos (2U) macro5687 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5985 #define DMA_LISR_DMEIF0_Pos (2U) macro5986 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
6135 #define DMA_LISR_DMEIF0_Pos (2U) macro6136 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5651 #define DMA_LISR_DMEIF0_Pos (2U) macro5652 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5635 #define DMA_LISR_DMEIF0_Pos (2U) macro5636 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5865 #define DMA_LISR_DMEIF0_Pos (2U) macro5866 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */
5849 #define DMA_LISR_DMEIF0_Pos (2U) macro5850 #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */