Home
last modified time | relevance | path

Searched refs:DMA_LIFCR_CTCIF2_Pos (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1736 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
1737 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f410rx.h1736 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
1737 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f410tx.h1726 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
1727 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f401xc.h1677 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
1678 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f401xe.h1677 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
1678 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f411xe.h1680 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
1681 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f405xx.h5769 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5770 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f412cx.h5830 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5831 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f415xx.h5951 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5952 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f423xx.h6223 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
6224 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f407xx.h6069 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
6070 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f412zx.h5890 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5891 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f412rx.h5884 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5885 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f412vx.h5886 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5887 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f413xx.h6187 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
6188 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f427xx.h6160 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
6161 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5921 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5922 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f205xx.h5771 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5772 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f207xx.h6070 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
6071 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f217xx.h6220 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
6221 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5736 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5737 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f722xx.h5720 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5721 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f730xx.h5950 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5951 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f733xx.h5950 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5951 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */
Dstm32f732xx.h5934 #define DMA_LIFCR_CTCIF2_Pos (21U) macro
5935 #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */

1234