Home
last modified time | relevance | path

Searched refs:DMA_LIFCR_CTCIF0_Msk (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1767 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
1768 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f410rx.h1767 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
1768 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f410tx.h1757 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
1758 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f401xc.h1708 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
1709 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f401xe.h1708 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
1709 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f411xe.h1711 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
1712 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f405xx.h5800 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5801 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f412cx.h5861 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5862 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f415xx.h5982 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5983 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f423xx.h6254 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
6255 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f407xx.h6100 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
6101 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f412zx.h5921 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5922 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f412rx.h5915 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5916 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f412vx.h5917 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5918 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f413xx.h6218 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
6219 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f427xx.h6191 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
6192 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h5952 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5953 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f205xx.h5802 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5803 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f207xx.h6101 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
6102 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f217xx.h6251 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
6252 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h5767 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5768 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f722xx.h5751 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5752 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f730xx.h5981 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5982 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f733xx.h5981 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5982 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk
Dstm32f732xx.h5965 #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ macro
5966 #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk

1234